- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄24830 > 935269556118 (NXP SEMICONDUCTORS) PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 PDF資料下載
參數(shù)資料
| 型號(hào)： | 935269556118 |
| 廠(chǎng)商： | NXP SEMICONDUCTORS |
| 元件分類(lèi)： | 時(shí)鐘及定時(shí) |
| 英文描述： | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 封裝： | 6.10 MM, PLASTIC, MO-153, SOT-362-1, TSSOP-48 |
| 文件頁(yè)數(shù)： | 12/12頁(yè) |
| 文件大?。?/td> | 86K |
| 代理商： | 935269556118 |
Philips Semiconductors
Product data
PCK2057
70 – 190 MHz I2C differential 1:10 clock driver
2001 Jun 12
9
80%
20%
CLOCK INPUTS
AND OUTPUTS
tSLR(I), tSLR(O)
VID, VOD
SW00886
Figure 3. Input and output slew rates
fO
Yx, FBOUT
tcycle n
Yx, FBOUT
1
tJIT(PER) = tcycle n –
fO
1
SW00884
Figure 4. Period jitter
tcycle n
tcycle n + 1
SW00881
tJIT(CC) = tcycle n – t cycle n+1
Yx, FBOUT
Figure 5. Cycle-to-cycle jitter
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 0803-7700-05 | VDSL / PSTN CPE Splitter |
| 935269568118 | 16 I/O, PIA-GENERAL PURPOSE, PDSO24 |
| 935269651115 | 3 V FIXED POSITIVE LDO REGULATOR, 0.12 V DROPOUT, PDSO5 |
| 935269649115 | 2.5 V FIXED POSITIVE LDO REGULATOR, 0.12 V DROPOUT, PDSO5 |
| 935269652115 | 3.3 V FIXED POSITIVE LDO REGULATOR, 0.12 V DROPOUT, PDSO5 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935269987557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-1US1-V1.8 SUBBED TO 935269987557 |
| 935270713557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP |
| 935270792551 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
| 935270792557 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
| 935270793551 | 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。