- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24830 > 935269556118 (NXP SEMICONDUCTORS) PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 PDF資料下載
參數(shù)資料
| 型號(hào)： | 935269556118 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 封裝： | 6.10 MM, PLASTIC, MO-153, SOT-362-1, TSSOP-48 |
| 文件頁(yè)數(shù)： | 11/12頁(yè) |
| 文件大?。?/td> | 86K |
| 代理商： | 935269556118 |
Philips Semiconductors
Product data
PCK2057
70 – 190 MHz I2C differential 1:10 clock driver
2001 Jun 12
8
AC CHARACTERISTICS
SYMBOL
PARAMETER
TEST CONDITIONS
LIMITS
UNIT
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tPD
Propagation delay time
Test mode/CLK to any output
—
3.7
—
ns
tPHL
HIGH-to-LOW level propagation delay time
SCL to SDA (acknowledge)
—
500 1
—
ns
ten
Output enable time
Test mode/SDA to Y output
—
85
—
ns
tdis
Output disable time
Test mode/SDA to Y output
—
35
—
ns
tjit(per)
Jitter (period); see Figure 4
100 MHz to 167 MHz
–75
—
75
ps
tjit(cc)
Jitter (cycle-to-cycle); see Figure 5
100 MHz to 167 MHz
–75
—
75
ps
tjit(hper)
Half-period jitter; see Figure 6
100 MHz to 167 MHz
–90
—
90
ps
t
Static phase offset; see Figure 1
133 MHz/VID on CLK = 0.71 V
220
—
450
ps
t
Static phase offset; see Figure 1
167 MHz/VID on CLK = 0.71 V
140
—
270
ps
tslr(o)
Output clock slew rate; see Figure 3
terminated with 120
/14 pF
1
—
2
V/ns
tsk(o)
Output skew; see Figure 2
—
75
ps
SSC modulation frequency
30
—
33.3
kHz
SSC clock input frequency deviation
0.00
—
–0.50
%
NOTE:
1. This time is for a PLL frequency of 100 MHz.
AC WAVEFORMS
SW00882
t(O) = Σ
1
n =N
t(O)n
N
t(O)n
t(O)n + 1
(N is a large number of samples)
CLK
FBIN
Figure 1. Static phase offset
SW00883
tsk(O)
Yx
Yx, FBOUT
Figure 2. Output skew
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 0803-7700-05 | VDSL / PSTN CPE Splitter |
| 935269568118 | 16 I/O, PIA-GENERAL PURPOSE, PDSO24 |
| 935269651115 | 3 V FIXED POSITIVE LDO REGULATOR, 0.12 V DROPOUT, PDSO5 |
| 935269649115 | 2.5 V FIXED POSITIVE LDO REGULATOR, 0.12 V DROPOUT, PDSO5 |
| 935269652115 | 3.3 V FIXED POSITIVE LDO REGULATOR, 0.12 V DROPOUT, PDSO5 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935269987557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-1US1-V1.8 SUBBED TO 935269987557 |
| 935270713557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP |
| 935270792551 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
| 935270792557 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
| 935270793551 | 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。