- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364551 > 8XC51SLLOWVOLTAGE8XC51SL (Intel Corp.) KEYBOARD CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | 8XC51SLLOWVOLTAGE8XC51SL |
| 廠商： | Intel Corp. |
| 英文描述： | KEYBOARD CONTROLLER |
| 中文描述： | 鍵盤控制器 |
| 文件頁數(shù)： | 24/58頁 |
| 文件大?。?/td> | 233K |
| 代理商： | 8XC51SLLOWVOLTAGE8XC51SL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
2003 Oct 30
24
Philips Semiconductors
Product specification
Low power single card reader
TDA8029
Note
1.
Do not write logic 1s to reserved bits. These bits may be used in future 80C51 family products to invoke new features.
In that case, the reset or inactive value of the new bit will be logic 0, and its active value will be logic 1. The value
read from a reserved bit is indeterminate.
2
1
0
PX1H
PT0H
PX0H
External interrupt 1 priority.
See Table 20.
Timer 0 interrupt priority.
See Table 20.
External interrupt 0 priority.
See Table 20.
BIT
SYMBOL
DESCRIPTION
8.5
Dual Data Pointer (DPTR)
The dual DPTR structure is a way by which the TDA8029
will specify the address of an external data memory
location. There are two 16-bit DPTR registers that address
the external memory, and a single bit called DPS (bit 0 of
the AUXR1 register) that allows the program code to
switch between them.
The DPS bit should be saved by software when switching
between DPTR0 and DPTR1.
The GF bit (bit 2 in register AUXR1) is a general purpose
user-defined flag. Note that bit 2 is not writable and is
always read as a logic 0. This allows the DPS bit to be
quickly toggled simply by executing an INC AUXR1
instruction without affecting the GF or LPEP bits.
TheinstructionsthatrefertoDPTRrefertothedatapointer
that is currently selected using bit 0 of the AUXR1 register.
The six instructions that use the DPTR are listed in
Table 28 and an illustration is given in Fig.8.
Table 28
DPTR instructions
The data pointer can be accessed on a byte-by-byte basis
by specifying the low or high byte in an instruction which
accesses the SFRs.
INSTRUCTION
COMMENT
INC DPTR
MOV DPTR, #data 16 loads the DPTR with a 16-bit
constant
MOVA, @A + DPTR
move code byte relative to
DPTR to ACC
MOVX A, @DPTR
move external RAM (16-bit
address) to ACC
MOVX @DPTR, A
move ACC to external RAM
(16-bit address)
JMP @A + DPTR
jump indirect relative to DPTR
increments the data pointer by 1
handbook, full pagewidth
DPH
(83H)
AUXR1.0
DPS
DPL
(82H)
EXTERNAL
DATA
MEMORY
DPTR0
MHI007
DPTR1
Fig.8 Dual DPTR.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 8XC52 | 80C51 8-Bit Microcontroller Family (8K ROM,Low Voltage (2.7V-5.5V), Low Power, High Speed (33 MHz) )(80C51 8位微控制器系列產(chǎn)品) |
| 8XC54 | 80C51 8-bit microcontroller family 8K-64K/256-1K OTP/ROM/ROMless, low voltage 2.7V-5.5V), low power, high speed (33 MHz) |
| 8XC58 | 80C51 8-bit microcontroller family 8XC51FA/FB/FC/80C51FA8XC51RA+/RB+/RC+/RD+/80C51RA +8K 4K/256K OTP/ROM/ROMless,low voltage, low power, high speed (33 MHz)(80C51 8位微控制器系列產(chǎn)品) |
| 8XC562 | 80C51 FAMILY DERIVATIVES |
| 8XC552 | 80C51 FAMILY DERIVATIVES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 8XC52 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| 8XC54 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| 8XC54/58 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:(360.35 k) |
| 8XC552 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 FAMILY DERIVATIVES |
| 8XC562 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 FAMILY DERIVATIVES |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。