參數(shù)資料
型號(hào): 89HPES48H12ZABL
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 總線控制器
英文描述: 48-Lane 12-Port PCI Express System Interconnect Switch
中文描述: PCI BUS CONTROLLER, PBGA1156
封裝: 35 X 35 MM, 1 MM PITCH, FCBGA-1156
文件頁數(shù): 1/48頁
文件大小: 452K
代理商: 89HPES48H12ZABL
1 of 48
July 19, 2007
2007 Integrated Device Technology, Inc.
DSC 6925
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.
Devic e Overview
The 89HPES48H12 is a member of the IDT PRECISE famly of
PCI Expressswitching solutions. The PES48H12 is a 48-lane, 12-port
systeminterconnect switch optimzed for PCI Express packet switching
in high-performance applications, supporting multiple simultaneous
peer-to-peer traffic flows. Target applications include servers, storage,
communications, and embedded systems.
Features
High Performance PCI Express Switch
Twelve maximumswitch ports
Six main ports each of which consists of 8 SerDes
Each x8 main port can further bifurcate to 2 x4-ports
Forty-eight 2.5 Gbps embedded SerDes
Supports pre-emphasis and receive equalization on per-port
basis
Delivers 192 Gbps (24 GBps) of aggregate switching capacity
Low-latency cut-through switch architecture
Support for Max Payload Size up to 2048 bytes
Supports two virtual channels and eight traffic classes
PCI Express Base Specification Revision 1.1 compliant
Flexible Architecture with Numerous Configuration Options
Port arbitration schemes utilizing round robin algorithms
Virtual channels arbitration based on priority
Automatic per port link width negotiation to x8, x4, x2 or x1
Supports automatic lane reversal on all ports
Supports automatic polarity inversion on all lanes
Supports locked transactions, allowing use with legacy soft-
ware
Ability to load device configuration fromserial EEPROM
Ability to control device via SMBus
Highly Integrated Solution
Requires no external components
Incorporates on-chip internal memory for packet buffering and
queueing
Integrates forty-eight 2.5 Gbps embedded full duplex SerDes,
8B/10B encoder/decoder (no separate transceivers needed)
Reliability, Availability, and Serviceability (RAS) Features
Redundant upstreamport failover capability
Supports optional PCI Express end-to-end CRC checking
Internal end-to-end parity protection on all TLPs ensures data
integrity even in systems that do not implement end-to-end
CRC (ECRC)
Block Diagram
Figure 1 Internal Block Diagram
48 PCI Express Lanes
Up to 6 x8 ports or 12 x4 Ports
12-Port Switch Core
Frame Buffer
Route Table
Port
Arbitration
Scheduler
DL/Transaction Layer
SerDes
x8/x4/x2/x1
DL/Transaction Layer
SerDes
x8/x4/x2/x1
DL/Transaction Layer
SerDes
x8/x4/x2/x1
DL/Transaction Layer
SerDes
x8/x4/x2/x1
DL/Transaction Layer
SerDes
x8/x4/x2/x1
DL/Transaction Layer
SerDes
x8/x4/x2/x1
89HPES48H12
Data Sheet
48-Lane 12-Port PCI Express
System Interconnect Switch
相關(guān)PDF資料
PDF描述
89HPES48H12ZABLI 48-Lane 12-Port PCI Express System Interconnect Switch
89HPES48H12ZABR 48-Lane 12-Port PCI Express System Interconnect Switch
89HPES48H12ZABRI 48-Lane 12-Port PCI Express System Interconnect Switch
89HPES48H12 48-Lane 12-Port PCI Express System Interconnect Switch
89HPES48T12 48-Lane 12-Port PCI Express㈢ Switch
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
89HPES48H12ZABLG 制造商:Integrated Device Technology Inc 功能描述:SSP - Bulk
89HPES48H12ZABLGI 制造商:Integrated Device Technology Inc 功能描述:SSP - Bulk
89HPES48H12ZABLI 制造商:Integrated Device Technology Inc 功能描述:PCI Express Switch I/O Expansion Switch 48Lanes 12Ports 2-CH 1156-Pin FCBGA 制造商:Integrated Device Technology Inc 功能描述:PCI EXPRESS SYS INTERCONNECT SWIT 1156FCBGA - Trays
89HPES48H12ZABR 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
89HPES48H12ZABRI 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray