- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄162994 > 840004AGI-01T (INTEGRATED DEVICE TECHNOLOGY INC) 175 MHz, OTHER CLOCK GENERATOR, PDSO20 PDF資料下載
參數(shù)資料
| 型號： | 840004AGI-01T |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 175 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| 封裝： | 6.5 X 4.4 MM, 0.925 MM HEIGHT, MO-153, TSSOP-20 |
| 文件頁數(shù)： | 11/18頁 |
| 文件大?。?/td> | 2902K |
| 代理商： | 840004AGI-01T |
ICS840004I-01
FEMTOCLOCKS CRYSTAL-TO-LVCMOS/LVTTL CLOCK SYNTHESIZER
IDT / ICS LVCMOS/LVTTL FREQUENCY SYNTHESIZER
2
ICS840004AGI-01 REV. B OCTOBER 31, 2008
Table 1. Pin Descriptions
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
Table 2. Pin Characteristics
Number
Name
Type
Description
1, 20
F_SEL0,
F_SEL1
Input
Pullup
Frequency select pins. LVCMOS/LVTTL interface levels.
2, 9
nc
Unused
No connect.
3
nXTAL_SEL
Input
Pulldown
Selects betweent he crystal or REF_CLK inputs as the PLL reference
source. When HIGH, selects REF_CLK. When LOW, selects XTAL
inputs. LVCMOS/LVTTL interface levels.
4
REF_CLK
Input
Pulldown
Single-ended reference clock input. LVCMOS/LVTTL interface levels.
5
OE
Input
Pullup
Output enable pin. When HIGH, the outputs are active. When LOW, the
outputs are in a high impedance state. LVCMOS/LVTTL interface levels.
6
MR
Input
Pulldown
Active HIGH master reset. When logic HIGH, the internal dividers are
reset causing the outputs to go low. When logic LOW, the internal
dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
7
nPLL_SEL
Input
Pulldown
PLL bypass. When LOW, the output is driven from the VCO output.
When HIGH, the PLL is bypassed and the output frequency = reference
clock frequency/N output divider. LVCMOS/LVTTL interface levels.
8VDDA
Power
Analog supply pin.
10
VDD
Power
Core supply pin.
11,
12
XTAL_OUT,
XTAL_IN
Input
Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the
output.
13, 19
GND
Power
Power supply ground.
14, 15, 17, 18
Q3, Q2, Q1, Q0
Output
Single-ended clock outputs. 17
typical output impedance.
LVCMOS/ LVTTL interface levels.
16
VDDO
Power
Output supply pin.
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
CIN
Input Capacitance
4
pF
CPD
Power Dissipation Capacitance
8
pF
RPULLUP
Input Pullup Resistor
51
k
RPULLDOWN Input Pulldown Resistor
51
k
ROUT
Output Impedance
VDDO = 3.3V±5%
17
VDDO = 2.5V±5%
21
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 840021AKILF | 125 MHz, OTHER CLOCK GENERATOR, QCC16 |
| 84013032 | INTERCONNECTION DEVICE |
| 8403611KX | 2K X 8 STANDARD SRAM, 55 ns, CDFP24 |
| 840468-1 | RF CONNECTOR, RECEPTACLE |
| 84060725 | MULTI MODE, SIMPLEX FIBER OPTIC CONNECTOR, PLUG |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 840004AGIT | 制造商:Integrated Device Technology Inc 功能描述:PLL FREQ SYNTHESIZER SGL 20TSSOP - Tape and Reel |
| 840004AGLF | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 840004AGLFT | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 840004AGT | 制造商:Integrated Device Technology Inc 功能描述:840004AGT - Tape and Reel |
| 840004BGI-01LF | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。