參數(shù)資料
型號: 82845MP
廠商: INTEL CORP
元件分類: 外設及接口
英文描述: Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
中文描述: MULTIFUNCTION PERIPHERAL, PBGA593
封裝: 37.50 X 37.50 MM, FCBGA-593
文件頁數(shù): 70/157頁
文件大小: 1407K
代理商: 82845MP
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
70
Datasheet
250687-002
R
3.7.24.
ESMRAMC – Extended System Mgmt RAM Control Register –
Device #0
Address Offset:
Default Value:
Access:
Size:
9Eh
38h
Read Only, Read/Write, Read/Write Clear, Lock
8 bits
The Extended SMRAM register controls the configuration of Extended SMRAM space. The Extended
SMRAM (E_SMRAM) memory provides a write-back cacheable SMRAM memory space that is above 1
MByte.
Bit
Description
7
H_SMRAM_EN (H_SMRAME):
Controls the SMM memory space location (i.e. above 1 MByte or
below 1 MByte) When G_SMRAME is 1 and H_SMRAME this bit is set to 1, the high SMRAM
memory space is enabled. SMRAM accesses from FEDA_0000h to FEDB_FFFFh are remapped to
DRAM address 000A0000h to 000BFFFFh.
Once D_LCK is set, this bit becomes read only.
6
E_SMRAM_ERR (E_SMERR):
This bit is set when host accesses the defined memory ranges in
Extended SMRAM (High Memory and T-segment) while not in SMM space and with the D-OPEN bit =
0. It is software’s responsibility to clear this bit. The software must write a 1 to this bit to clear it
5
SMRAM_Cache (SM_CACHE):
This bit is hardwired to ‘1’.
4
SMRAM_L1_EN (SM_L1):
This bit is hardwired to ‘1’.
3
SMRAM_L2_EN (SM_L2):
This bit is hardwired to ‘1’.
2:1
TSEG_SZ[1-0] (T_SZ):
Selects the size of the TSEG memory block if enabled. This memory is
taken from the top of DRAM space (i.e. TOM - TSEG_SZ), which is no longer claimed by the memory
controller (all accesses to this space are sent to the hub interface if TSEG_EN is set). This field
decodes as follows:
TSEG_SZ[1,0]
Description
00
01
10
11
(TOM-128K) to TOM
(TOM-256K) to TOM
(TOM-512K) to TOM
(TOM-1M) to TOM (845MP Only)
Once D_LCK is set, this bit becomes read only.
0
TSEG_EN (T_EN):
Enabling of SMRAM memory (TSEG, 128 Kbytes, 256 Kbytes, 512 Kbytes or 1
Mbytes of additional SMRAM memory) for Extended SMRAM space only. When G_SMRAME =1 and
TSEG_EN = 1, the TSEG is enabled to appear in the appropriate physical address space.
Once D_LCK is set, this bit becomes read only.
相關(guān)PDF資料
PDF描述
82845Mx Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
82845MZ Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
82845PE 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH)
82845GE 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH)
8284A Clock Generator and Driver for 8066, 8088 Processors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82845MX 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
82845MZ 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
82845PE 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH)
8284611SM 制造商:Thomas & Betts 功能描述:
828461-2 制造商:TE Connectivity 功能描述:19P CPC STECK-GEH - Bulk