- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378210 > 80960CF-25 (Intel Corp.) 32-Bit High-Performance Superscalar Embedded Microprocessor(32位高性能超標(biāo)量嵌入式微處理器) PDF資料下載
參數(shù)資料
| 型號(hào)： | 80960CF-25 |
| 廠商： | Intel Corp. |
| 英文描述： | 32-Bit High-Performance Superscalar Embedded Microprocessor(32位高性能超標(biāo)量嵌入式微處理器) |
| 中文描述： | 32位高性能嵌入式微處理器超標(biāo)量（32位高性能超標(biāo)量嵌入式微處理器） |
| 文件頁數(shù)： | 15/77頁 |
| 文件大?。?/td> | 927K |
| 代理商： | 80960CF-25 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁
PRELIMINARY
9
A
80960CF-40, -33, -25, -16
Table 3. 80960CF Pin Description — Processor Control Signals
(Sheet 1 of 2)
Name
Type
I
A(L)
H(Z)
R(Z)
Description
RESET
RESET
causes the chip to reset. When RESET is asserted, all external signals return
to the reset state. When RESET is deasserted, initialization begins. When the 2-x
clock mode is selected, RESET must remain asserted for 32 CLKIN cycles before
being deasserted to guarantee correct processor initialization. When the 1-x clock
mode is selected, RESET must remain asserted for 10,000 CLKIN cycles before
being deasserted to guarantee correct processor initialization. The CLKMODE pin
selects 1-x or 2-x input clock division of the CLKIN pin.
The Hold Acknowledge bus state functions while the chip is reset. If the bus is in the
Hold Acknowledge state when RESET is asserted, the processor internally resets,
but maintains the Hold Acknowledge state on external pins until the Hold request is
removed. If a Hold request is made while the processor is in the reset state, the
processor bus grants HOLDA and enters the Hold Acknowledge state.
FAIL
indicates failure of the self-test performed at initialization. When RESET is
deasserted and initialization begins, the FAIL pin is asserted. An internal self-test is
performed as part of the initialization process. If this self-test passes, the FAIL pin is
deasserted; otherwise it remains asserted. The FAIL pin is reasserted while the
processor performs an external bus self-confidence test. If this self-test passes, the
processor deasserts the FAIL pin and branches to the user’s initialization routine;
otherwise the FAIL pin remains asserted. Internal self-test and the use of the FAIL pin
can be disabled with the STEST pin.
SELF TEST
enables or disables the internal self-test feature at initialization. STEST
is read on the rising edge of RESET. When asserted, internal self-test and external
bus confidence tests are performed during processor initialization. When deasserted,
only the bus confidence tests are performed during initialization.
ON CIRCUIT EMULATION
, when asserted, causes all outputs to be floated. ONCE is
continuously sampled while RESET is low and is latched on the rising edge of
RESET. To place the processor in the ONCE state:
(1)
assert RESET and ONCE (order does not matter)
(2)
wait for at least 16 CLKIN periods in 2-x mode—or 10,000 CLKIN
periods in 1-x mode—after V
CC
and CLKIN are within operating
specifications
(3)
deassert RESET
(4)
wait at least 32 CLKIN periods
(The processor will now be latched in the ONCE state while RESET is high.)
To exit the ONCE state, bring V
and CLKIN to operating conditions, then assert
RESET and bring ONCE high prior to deasserting RESET.
CLKIN must operate within the specified operating conditions until Step 4 completes.
CLKIN may then be changed to DC to achieve the lowest possible ONCE mode
leakage current.
ONCE can be used by emulator products or board testers to effectively make an
installed processor transparent in the board.
FAIL
O
S
H(Q)
R(0)
STEST
I
S(L)
H(Z)
R(Z)
I
A(L)
H(Z)
R(Z)
ONCE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 80960CF-33 | 32-Bit High-Performance Superscalar Embedded Microprocessor(32位高性能超標(biāo)量嵌入式微處理器) |
| 80960CF-40 | 32-Bit High-Performance Superscalar Embedded Microprocessor(32位高性能超標(biāo)量嵌入式微處理器) |
| 80960CF | 32-Bit High-Performance Superscalar Processor(32位高性能超標(biāo)量處理器) |
| 80960JD | EMBEDDED 32-BIT MICROPROCESSOR |
| 80960JT | EMBEDDED 32-BIT MICROPROCESSOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 80960CF-30 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:SPECIAL ENVIRONMENT 80960CF-30, -25, -16 32-BIT HIGH-PERFORMANCE SUPERSCALAR PROCESSOR |
| 80960CF-33 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:80960CF-40, -33, -25, -16 32-BIT HIGH-PERFORMANCE SUPERSCALAR EMBEDDED MICROPROCESSOR |
| 80960CF-40 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:80960CF-40, -33, -25, -16 32-BIT HIGH-PERFORMANCE SUPERSCALAR EMBEDDED MICROPROCESSOR |
| 80960HA | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:80960HA/HD/HT 32-Bit High-Performance Superscalar Processor |
| 80960HD | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:80960HA/HD/HT 32-Bit High-Performance Superscalar Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。