- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄382826 > 79RC32355180DH (Integrated Device Technology, Inc.) Communications Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | 79RC32355180DH |
| 廠商： | Integrated Device Technology, Inc. |
| 英文描述： | Communications Processor |
| 中文描述： | 通信處理器 |
| 文件頁(yè)數(shù)： | 20/47頁(yè) |
| 文件大小： | 987K |
| 代理商： | 79RC32355180DH |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)
20 of 47
May 25, 2004
IDT 79RC32355
Note:
The RC32355 provides bus turnaround cycles to prevent bus contention when going from a read to write, write to read, and during
external bus ownership. For example, there are no cycles where an external device and the RC32355 are both driving. See the chapters
“Device Controller,” “Synchronous DRAM Controller,” and “Bus Arbitration” in the RC32355 User Reference Manual.
Memory and Peripheral Bus - Device Access
MDATA[31:0]
Tsu1
CLKP rising
2.5
—
2.5
—
2.5
—
ns
Figure 11
Figure 12
Thld1
1.5
—
1.5
—
1.5
—
ns
Tdo1
2.0
6.5
2.0
6.5
2.0
6.5
ns
Tdz1
—
9.0
—
9.0
—
9.0
ns
Tzd1
2.0
—
2.0
—
2.0
—
ns
WAITACKN, BRN
Tsu
CLKP rising
2.5
—
2.5
—
2.5
—
ns
Thld
1.5
—
1.5
—
1.5
—
ns
MADDR[21:0]
Tdo2
CLKP rising
2.0
6.0
2.0
6.0
2.0
6.0
ns
Tdz2
—
9.0
—
9.0
—
9.0
ns
Tzd2
2.0
—
2.0
—
2.0
—
ns
MADDR[25:22]
Tdo3
CLKP rising
2.5
6.5
2.5
6.5
2.5
6.5
ns
Tdz3
—
9.0
—
9.0
—
9.0
ns
Tzd3
2.0
—
2.0
—
2.0
—
ns
BDIRN, BOEN[0]
Tdo4
CLKP rising
2.0
6.0
2.0
6.0
2.0
6.0
ns
Tdz4
—
9.0
—
9.0
—
9.0
ns
Tzd4
2.0
—
2.0
—
2.0
—
ns
BGN, BWEN[3:0], OEN,
RWN
Tdo5
CLKP rising
2.0
6.0
2.0
6.0
2.0
6.0
ns
Tdz5
—
9.0
—
9.0
—
9.0
ns
Tzd5
2.0
—
2.0
—
2.0
—
ns
CSN[3:0]
Tdo6
CLKP rising
1.7
5.0
1.7
5.0
1.7
5.0
ns
Tdz6
—
9.0
—
9.0
—
9.0
ns
Tzd6
2.0
—
2.0
—
2.0
—
ns
CSN[5:4]
Tdo7
CLKP rising
2.5
6.0
2.5
6.0
2.5
6.0
ns
Tdz7
—
9.0
—
9.0
—
9.0
ns
Tzd7
2.0
—
2.0
—
2.0
—
ns
Signal
Symbol
Reference
Edge
133MHz
150MHz
180MHz
Unit
Conditions
Timing
Diagram
Reference
Min
Max
Min
Max
Min
Max
Table 6 Memory and Peripheral Bus AC Timing Characteristics (Part 2 of 2)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 79RC32355180DHI | Communications Processor |
| 79RC32T355180DHI | Communications Processor |
| 79RC32355 | Communications Processor |
| 79RC32355133DHI | Communications Processor |
| 79RC32364 | RISController Embedded 32-bit Microprocessor, based on RISCore32300 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 79RC32355-180DH | 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:IDT Interprise Integrated Communications Processor |
| 79RC32355180DHI | 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:Communications Processor |
| 79RC32355-180DHI | 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:IDT Interprise Integrated Communications Processor |
| 79RC32364 | 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:RISController Embedded 32-bit Microprocessor, based on RISCore32300 |
| 79RC32435 | 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:IDTTM InterpriseTM Integrated Communications Processor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。