- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄7991 > 74LVC1G58GV,125 (NXP Semiconductors)IC CONFIG MULTIPLE FUNCT 6TSOP PDF資料下載
參數(shù)資料
| 型號： | 74LVC1G58GV,125 |
| 廠商： | NXP Semiconductors |
| 文件頁數(shù)： | 8/13頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CONFIG MULTIPLE FUNCT 6TSOP |
| 產(chǎn)品培訓(xùn)模塊： | Logic Packages |
| 標(biāo)準(zhǔn)包裝： | 3,000 |
| 系列： | 74LVC |
| 邏輯類型： | 可配置多功能 |
| 電路數(shù)： | 1 |
| 輸入數(shù)： | 3 |
| 施密特觸發(fā)器輸入： | 是 |
| 輸出類型： | 單端 |
| 輸出電流高，低： | 32mA，32mA |
| 電源電壓： | 1.65 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | SC-74，SOT-457 |
| 供應(yīng)商設(shè)備封裝： | 6-TSOP |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 74LVC1G58GV-G 74LVC1G58GV-G-ND 935276074125 |
2009-2012 Microchip Technology Inc.
Preliminary
DS41393B-page 21
AR1000 SERIES RESISTIVE TOUCH SCREEN CONTROLLER
5.0
SPI COMMUNICATIONS
SPI operates in Slave mode with an Idle low SCK and
data transmitted on the SCK falling edge.
5.1
SPI Hardware Interface
A summary of the hardware interface pins is shown
below in Table 5-1.
SCK Pin
The AR1021 controller’s SCL/SCK/TX pin
receives Serial Clock (SCK), controlled by the
host.
The Idle state of the SCK should be low.
Data is transmitted on the falling edge of SCK.
SDI Pin
The AR1021 controller’s SDI/SDA/RX pin reads
Serial Data Input (SDI), sent by the host.
SDO Pin
The AR1021 controller’s SDO pin presents Serial
Data Output (SDO) to the host.
SIQ Pin
The AR1021 controller’s SIQ pin provides an
optional interrupt output from the controller to the
host.
The SIQ pin is asserted high when the controller
has data available (a touch report or a command
response) for the host.
The SIQ pin is deasserted after the host clocks
out the first byte of the data packet.
SS Pin
The AR1021 controller’s SS pin provides optional
“slave select” functionality.
In the ‘inactive’ state, the controller’s SDO pin presents
a high-impedance in order to prevent bus contention
with another device on the SPI bus.
TABLE 5-1:
SPI HARDWARE INTERFACE
AR1021 Pin
Description
M1
Connect to VDD to select SPI communications
SDI
Serial data sent from master
SCK
Serial clock to master
SDO
Serial data to master SPI
SIQ
Interrupt output to master (optional)
SS
Slave Select (optional)
Note:
The AR1000 Development kit PICkit
Serial Pin 1 is designated for the SIQ
interrupt pin after the firmware updated is
executed for the PICkit.
SS Pin Level
AR1021 Select
VSS
Active
VDD
Inactive
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SY100S304JZ | IC GATE AND/NAND QUINT 28-PLCC |
| SY100S317JZ | IC GATE OA/OAI TRIPLE 28-PLCC |
| SY100S307JZ | IC GATE XOR/NOR QUINT 28-PLCC |
| SY100S318JZ | IC GATE OA/OAI 5-WIDE 28-PLCC |
| TXR40AB00-2405AI | ADPTR TINEL LOCK STR SHELL 25, J |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LVC1G58GV-G | 功能描述:邏輯門 3.3V LP CONFIG GATE RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| 74LVC1G58GV-Q100H | 功能描述:Configurable Multiple Function Configurable 1 Circuit 3 Input 6-TSOP 制造商:nxp semiconductors 系列:汽車級，AEC-Q100，74LVC 包裝:帶卷（TR） 零件狀態(tài):有效 邏輯類型:可配置多功能 電路數(shù):1 輸入數(shù):3 施密特觸發(fā)器輸入:是 輸出類型:單端 電流 - 輸出高，低:32mA，32mA 電壓 - 電源:1.65 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SC-74，SOT-457 供應(yīng)商器件封裝:6-TSOP 標(biāo)準(zhǔn)包裝:3,000 |
| 74LVC1G58GW | 制造商:NXP Semiconductors 功能描述:IC CONFIG MULTI-FUNC GATE TSSOP6 制造商:NXP Semiconductors 功能描述:IC, CONFIG MULTI-FUNC GATE, TSSOP6 制造商:NXP Semiconductors 功能描述:IC, CONFIG MULTI-FUNC GATE, TSSOP6, Logic Type:Configurable Multiple Function, O |
| 74LVC1G58GW,125 | 功能描述:邏輯門 3.3V LP CONFIG GATE RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| 74LVC1G58GW125 | 制造商:Rochester Electronics LLC 功能描述: 制造商:NXP 功能描述: 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。