參數(shù)資料
型號: 74LV175
廠商: Hitachi,Ltd.
英文描述: Quad. D-type Flip-Flops with Clear
中文描述: 四。 D型觸發(fā)器與Clear正反器
文件頁數(shù): 1/15頁
文件大小: 66K
代理商: 74LV175
HD74LV175A
Quad. D-type Flip-Flops with Clear
ADE-205-270 (Z)
1st Edition
April 1999
Description
Information at the D inputs of the HD74LV175A is transferred to the Q and
Q
outputs on the positive going
edge of the clock pulse. Both true and complement outputs from each flip-flop are externally available.
All four flip-flops are controlled by a common clock and common clear. Clearing is accomplished by a
negative pulse at the clear input. All four Q outputs are cleared to a logic low level and all four
Q
outputs
to a logic high level. Low-voltage and high-speed operation is suitable for battery-powered products (e.g.,
notebook computers), and the low-power consumption extends the battery life.
Features
V
CC
= 2.0 V to 5.5 V operation
All inputs V
IH
(Max.) = 5.5 V (@V
CC
= 0 V to 5.5 V)
All outputs V
O
(Max.) = 5.5 V (@V
CC
= 0 V)
Typical V
OL
ground bounce < 0.8 V (@V
CC
= 3.3 V, Ta = 25
°
C)
Typical V
OH
undershoot > 2.3 V (@V
CC
= 3.3 V, Ta = 25
°
C)
Output current
±
6 mA (@V
CC
= 3.0 V to 3.6 V),
±
12 mA (@V
CC
= 4.5 V to 5.5 V)
Function Table
Inputs
CLR
Outputs
CLK
D
Q
Q
L
X
X
L
H
H
H
H
L
H
L
L
H
H
Note:
X
no change
no change
H: High level
L: Low level
X: Immaterial
: Low to high transition
: High to low transition
相關(guān)PDF資料
PDF描述
74LV175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
74LVC126A QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
74LVC126AD QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
74LVC161284TTR LOW VOLTAGE HIGH SPEED IEEE1284 TRANSCEIVER
74LVC161284 LOW VOLTAGE HIGH SPEED IEEE1284 TRANSCEIVER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74LV175D 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad D-Type Flip-Flop
74LV175DB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad D-Type Flip-Flop
74LV175DB-T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad D-Type Flip-Flop
74LV175D-T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad D-Type Flip-Flop
74LV175N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad D-Type Flip-Flop