- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370131 > 74HC74DR2G (ON SEMICONDUCTOR) Dual D Flip−Flop with Set and Reset High−Performance Silicon−Gate CMOS PDF資料下載
參數(shù)資料
| 型號(hào)： | 74HC74DR2G |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 通用總線功能 |
| 英文描述： | Dual D Flip−Flop with Set and Reset High−Performance Silicon−Gate CMOS |
| 中文描述： | HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 |
| 封裝： | LEAD FREE, SOIC-14 |
| 文件頁數(shù)： | 1/8頁 |
| 文件大?。?/td> | 143K |
| 代理商： | 74HC74DR2G |
Semiconductor Components Industries, LLC, 2007
February, 2007
Rev. 0
1
Publication Order Number:
74HC74/D
74HC74
Dual D FlipFlop with Set
and Reset
High
Performance Silicon
Gate CMOS
The 74HC74 is identical in pinout to the LS74. The device inputs are
compatible with standard CMOS outputs; with pullup resistors, they
are compatible with LSTTL outputs.
This device consists of two D flip
flops with individual Set, Reset,
and Clock inputs. Information at a D
input is transferred to the
corresponding Q output on the next positive going edge of the clock
input. Both Q and Q outputs are available from each flip
flop. The Set
and Reset inputs are asynchronous.
Features
Output Drive Capability: 10 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2.0 to 6.0 V
Low Input Current: 1.0 A
High Noise Immunity Characteristic of CMOS Devices
In Compliance with the JEDEC Standard No. 7A Requirements
ESD Performance: HBM 2000 V; Machine Model 200 V
Chip Complexity: 128 FETs or 32 Equivalent Gates
Pb
Free Packages are Available
http://onsemi.com
MARKING
DIAGRAMS
HC74
A
L, WL
Y
W, WW
G or
= Device Code
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb
Free Package
TSSOP
14
DT SUFFIX
CASE 948G
14
1
SOIC
14
D SUFFIX
CASE 751A
14
1
HC74G
AWLYWW
1
14
HC
74
ALYW
1
14
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
ORDERING INFORMATION
(Note: Microdot may be in either location)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74HC74DTR2 | Dual D Flip−Flop with Set and Reset High−Performance Silicon−Gate CMOS |
| 74HC74DTR2G | Dual D Flip−Flop with Set and Reset High−Performance Silicon−Gate CMOS |
| 74HC74 | Dual D Flip-Flop with Set and Reset(帶設(shè)置和復(fù)位的雙D觸發(fā)器) |
| 74HC86A | Quad 2−Input Exclusive OR Gate High−Performance Silicon−Gate CMOS |
| 74HCT244A | Octal 3−State Noninverting Buffer/Line Driver/Line Receiver with LSTTL−Compatible Inputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74HC74D-T | 制造商:NXP 功能描述:Dual SOIC-14 D-Type Flip Flop 制造商:NXP Semiconductors 功能描述:IC, D-TYPE FLIP FLOP, DUAL, SOIC-14; Flip-Flop Type:D; Propagation Delay:14ns; Supply Voltage Min:2V; Supply Voltage Max:6V; Logic Case Style:SOIC; No. of Pins:14; Frequency:82MHz; Output Current:5.2mA; Trigger Type:Positive Edge ;RoHS Compliant: Yes 制造商:NXP Semiconductors 功能描述:Flip Flop D-Type Pos-Edge 2-Element 14-Pin SO T/R |
| 74HC74DTR2G | 功能描述:觸發(fā)器 DUAL D TYPE FLIP FLOP RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| 74HC74FP-E | 制造商:Renesas Electronics Corporation 功能描述:Cut Tape 制造商:Renesas Electronics Corporation 功能描述:Flip Flop D-Type Pos-Edge 2-Element |
| 74HC74M | 制造商:Motorola Inc 功能描述: |
| 74HC74N | 制造商:NXP Semiconductors 功能描述:HC D-Type 制造商:NXP Semiconductors 功能描述:IC 74HC CMOS LOGIC 制造商:NXP Semiconductors 功能描述:IC, 74HC CMOS LOGIC 制造商:NXP 功能描述:118-74HC74N Logic IC 制造商:NXP Semiconductors 功能描述:Logic IC ;RoHS Compliant: Yes 制造商:NXP Semiconductors 功能描述:Flip Flop D-Type Pos-Edge 2-Element 14-Pin PDIP Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。