- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360441 > 74F598 (NXP Semiconductors N.V.) 8-bit shift register with input storage registers(3-State)(帶輸入存儲寄存的8位移位寄存器（三態(tài)）) PDF資料下載
參數(shù)資料
| 型號： | 74F598 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 8-bit shift register with input storage registers(3-State)(帶輸入存儲寄存的8位移位寄存器（三態(tài)）) |
| 中文描述： | 8位輸入存儲寄存器（3態(tài)）（帶輸入存儲寄存的移位寄存器的8位移位寄存器（三態(tài)）） |
| 文件頁數(shù)： | 3/14頁 |
| 文件大?。?/td> | 115K |
| 代理商： | 74F598 |
Philips Semiconductors
Product specification
74F598
8-bit shift register with input storage registers (3-State)
1991 Oct 21
3
IEC/IEEE SYMBOL
18
17
1
2
3
4
5
6
7
8
EN14
R
G4
16
12
14
13
9
15
19
1, 5D
1, 5D
2D
6, 14
2D
7, 14
2D
13, 14
SRG8
11
C2
4C5/4
→
C1
3D
3D
G1
3D
Z6
Z7
Z13
SF00377
FUNCTION TABLE
INPUTS
SHCP
INPUTS/OUTPUTS
I/O3
I/O4
OPERATING MODE
SHRST
STCP
SHLD
S
OE*
I/O0
I/O1
I/O2
I/O5
I/O6
I/O7
Q7
L
X
L
H
X
L
L
L
L
L
L
L
L
L
L
Clear shift register
L
X
L
L
X
L
Invalid, state of shift register in-
determinate when signal is re-
moved
X
↑
X
X
X
H
I0
I1
I2
I3
I4
I5
I6
I7
O7
Load data to storage register
H
X
↑
↑
H
L
L
Ds0
O0
O1
O2
O3
O4
O5
O6
O6
Shift right
H
X
H
H
L
Ds1
O0
O1
O2
O3
O4
O5
O6
O6
H
↑
L
L
X
H
I0
I1
I2
I3
I4
I5
I6
I7
O7
Load data directly to shift regis-
ter
H
↑
L
L
X
X
O0
O1
O2
O3
O4
O5
O6
O7
O7
Data transferred from storage
register to shift register
X
X
X
X
X
H
Z
Z
Z
Z
Z
Z
Z
Z
NC
3–State
H
↑
X
H
X
X
NC
NC
NC
NC
NC
NC
NC
NC
NC
Hold
H
↑
H
X
X
X
NC
NC
NC
NC
NC
NC
NC
NC
NC
Hold (no storage or shift register
load
Notes to function table
D0 – D7 = The level of the steady state inputs to the serial multiplexer.
H =
High voltage level
I0 – I7 = The level of the steady state input at the respective I/O terminal is loaded into the flip–flop while the flip–flop outputs ( except Q7) are isolated
from the I/O terminal.
L
=
Low voltage level
NC=
No change
O0 – O7 = The level of the respective Qn flip–flop prior to the last clock Low–to–High transition
X =
Don’t care
Z =
High impedance ”off” state
*
=
When the OE input is High, all I/O terminals are at the High impedance state, sequential operation or cleaning of the register is not affected.
↑
=
Low–to–High clock transition
↑
=
Not Low–to–High clock transition
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74F604 | Dual octal latch 3-State |
| 74F621 | Octal bus transceiver, non-inverting (open collector)(八通道總線收發(fā)器，同向（集電極開路）) |
| 74F623DC | Single 8-bit Bus Transceiver |
| 54F620LM | Single 8-Bit Inverting Bus Transceiver |
| 54F620LMQB | Single 8-Bit Inverting Bus Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74F604 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual octal latch 3-State |
| 74F620 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Inverting Octal Bus Transceiver with 3-STATE Outputs |
| 74F620 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| 74F620N | 制造商:NXP Semiconductors 功能描述: |
| 74F620PC | 功能描述:總線收發(fā)器 Inv Oct Bus Trans RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。