參數(shù)資料
型號(hào): 74F322
廠商: NXP Semiconductors N.V.
英文描述: 8-bit serial/parallel register with sign extend 3-State
中文描述: 8位串行/并行登記注冊(cè)延長(zhǎng)三態(tài)
文件頁(yè)數(shù): 1/9頁(yè)
文件大?。?/td> 80K
代理商: 74F322
Philips Semiconductors
Product specification
74F322
8-bit serial/parallel register with sign extend (3-State)
1
1988 Apr 22
853-0366 93020
FEATURES
Multiplexed parallel I/O ports
Separate serial input and output
Sign extend function
3-State outputs for bus applications
Direct Overriding Clear
DESCRIPTION
The 74F322 is an 8-bit shift register with provision for either serial or
parallel loading and with 3-State parallel outputs plus a bi-state
serial output. Parallel data inputs and outputs are multiplexed to
minimize pin count. State changes are initiated by the rising edge of
the clock. Four synchronous modes of operation are possible: hold
(store), shift right with serial entry, shift right with sign extend, and
parallel load. An asynchronous Master Reset (MR) input overrides
clocked operation and clears the registers.
The 74F322 contains eight D-type edge triggered flip-flops and the
interstage gating required to perform right shift and the intrastage
gating necessary for hold and synchronous parallel load operations.
A Low signal on RE enables shifting or parallel loading, while a High
signal enables the hold mode. A High signal on S/P enables shift
right, while a Low signal disables the 3-State output buffers and
enables parallel loading. In the shift right mode a High signal on SE
enables serial entry from either D0 or D1, as determined by the S
input. A Low signal on SE enables shift right, but Q7 reloads its
contents, thus performing the sign extend function. A High signal on
OE disables the 3-State output buffers, regardless of the other
control inputs. In this condition the shifting and loading operations
can still be performed.
PIN CONFIGURATION
20
19
18
17
16
15
14
13
12
10
11
9
8
7
6
5
4
3
2
1
V
CC
S
SE
D1
I/O7
I/O5
I/O3
I/O1
CP
RE
I/O6
I/O4
I/O2
I/O0
OE
S/P
D0
MR
GND
Q7
SF00874
TYPE
TYPICAL f
MAX
TYPICAL
SUPPLY CURRENT
(TOTAL)
74F322
125MHz
60mA
ORDERING INFORMATION
DESCRIPTION
ORDER CODE
COMMERCIAL RANGE
V
CC
= 5V
±
10%, T
amb
= 0
°
C to +70
°
C
N74F322N
20-pin plastic DIP
20-pin plastic SOL
N74F322D
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS
DESCRIPTION
74F(U.L.)
HIGH/LOW
LOAD VALUE
HIGH/LOW
D0, D1
Serial data inputs
1.0/1.0
20
μ
A/0.6mA
20
μ
A/1.2mA
20
μ
A/1.8mA
20
μ
A/0.6mA
20
μ
A/0.6mA
20
μ
A/0.6mA
20
μ
A/0.6mA
20
μ
A/0.6mA
S
Serial data select input
1.0/2.0
SE
Sign Extend input
1.0/3.0
CP
Clock Pulse input (Active rising edge)
1.0/1.0
S/P
Serial (High) or Parallel (Low) mode control input
1.0/1.0
RE
Register Enable input (Active Low)
1.0/1.0
MR
Asynchronous Master Reset input (Active Low)
1.0/1.0
OE
Output Enable input (Active Low)
1.0/1.0
Q7
Bi-state serial output
50/33
1.0mA/20mA
I/On
Multiplexed parallel data inputs or
3.5/1.0
70
μ
A/0.6mA
3-State parallel outputs
150/40
3.0mA/24mA
NOTE:
One (1.0) FAST Unit Load (U.L.) is defined as: 20
μ
A in the High State and 0.6mA in the Low state.
相關(guān)PDF資料
PDF描述
74F322SJ CABLE ASSEMBLY; SMB PLUG RIGHT ANGLE TO ; SMB PLUG RIGHT ANGLE; 50 OHM, RG58C/U COAX
74F322 Octal Serial/Parallel Register with Sign Extend
74F322PC Octal Serial/Parallel Register with Sign Extend
74F322 Octal Serial/Parallel Register with Sign Extend
74F322PC Octal Serial/Parallel Register with Sign Extend
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74F322 WAF 制造商:Fairchild Semiconductor Corporation 功能描述:
74F322N 制造商:NXP Semiconductors 功能描述:F/FAST SERIES, 8-BIT RIGHT PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP20
74F322PC 功能描述:計(jì)數(shù)器移位寄存器 Octal Ser/Par Reg RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel
74F322SJ 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Octal Serial/Parallel Register with Sign Extend
74F323 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Octal Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins