參數(shù)資料
型號(hào): 74ALVT16543DL,512
廠(chǎng)商: NXP Semiconductors
文件頁(yè)數(shù): 8/15頁(yè)
文件大小: 0K
描述: IC 16BIT REGISTERED TXRX 56-SSOP
產(chǎn)品培訓(xùn)模塊: Logic Packages
標(biāo)準(zhǔn)包裝: 26
系列: 74ALVT
邏輯類(lèi)型: 寄存收發(fā)器,非反相
元件數(shù): 2
每個(gè)元件的位元數(shù): 8
輸出電流高,低: 32mA,64mA
電源電壓: 2.3 V ~ 2.7 V,3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 56-BSSOP(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 56-SSOP
包裝: 管件
其它名稱(chēng): 568-2541-5
935209930512
Philips Semiconductors
Product data sheet
74ALVT16543
2.5 V/3.3 V 16-bit registered transceiver (3-State)
2
2004 Sep 14
FEATURES
16-bit universal bus interface
5 V I/O Compatible
3-State buffers
Output capability: +64 mA/–32 mA
TTL input and output switching levels
Input and output interface capability to systems at 5 V supply
Bus-hold data inputs eliminate the need for external pull-up
resistors to hold unused inputs
Live insertion/extraction permitted
Power-up 3-State
Power-up reset
No bus current loading when output is tied to 5 V bus
Latch-up protection exceeds 500mA per JEDEC Std 17
ESD protection exceeds 2000 V per MIL STD 883 Method 3015
and 200 V per Machine Model
DESCRIPTION
The 74ALVT16543 is a high-performance BiCMOS product
designed for VCC operation at 2.5 V or 3.3 V with I/O compatibility
up to 5 V. The device can be used as two 8-bit transceivers or one
16-bit transceiver.
The 74ALVT16543 contains two sets of eight D-type latches, with
separate control pins for each set. Using data flow from A to B as an
example, when the A-to-B Enable (nEAB) input and the A-to-B Latch
Enable (nLEAB) input are LOW, the A-to-B path is transparent.
A subsequent LOW-to-HIGH transition of the nLEAB signal puts the
A data into the latches where it is stored and the B outputs no longer
change with the A inputs. With nEAB and nOEAB both LOW, the
3-State B output buffers are active and display the data present at
the outputs of the A latches.
Control of data flow from B to A is similar, but using the nEBA,
nLEBA, and nOEBA inputs.
Active bus-hold circuitry is provided to hold unused or floating data
inputs at a valid logic level.
QUICK REFERENCE DATA
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
SYMBOL
PARAMETER
Tamb = 25 °C; GND = 0 V
2.5 V
3.3 V
UNIT
tPLH
tPHL
Propagation delay
nAx to nBx or nBx to nAx
CL = 50 pF
1.8
2.7
1.6
1.8
ns
CIN
Input capacitance DIR, OE
VI = 0 V or VCC
3
pF
CI/O
I/O pin capacitance
Outputs disabled; VI/O = 0 V or VCC
9
pF
ICCZ
Total supply current
Outputs disabled
40
70
A
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
TYPE NUMBER
DWG NUMBER
56-Pin Plastic SSOP Type III
–40
°C to +85 °C
74ALVT16543DL
SOT371-1
56-Pin Plastic TSSOP Type II
–40
°C to +85 °C
74ALVT16543DGG
SOT364-1
LOGIC SYMBOL (IEEE/IEC)
9
11 D
5 D
56
54
55
1
3
2
5
29
26
27
28
31
30
6
8
9
10
12
13
14
52
51
49
48
47
45
44
15
16
17
19
20
21
23
43
24
42
41
40
38
37
36
34
33
3
1EN3 (BA)
G1
1C5
2EN4 (AB)
G2
2C6
6 D
4
7EN9 (BA)
G7
7C11
8EN10 (AB)
G8
8C12
12 D
10
SW00151
相關(guān)PDF資料
PDF描述
74ALVT16827DGG,112 IC BUFF DVR TRI-ST 20BIT 56TSSOP
74AUP1G74GM,125 IC F-F D-TYPE POS EDGE 8-XQFN
74AUP1G79GV,125 IC D F-F POS-EDGE TRIGGER SOT753
74AVC16244DGG,518 CI BUFF DVR TRI-ST 16BIT 48TSSOP
74AVC16835ADGG,112 IC RGSTRD DVR 3-ST 18BIT 56TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74ALVT16543DL-T 功能描述:總線(xiàn)收發(fā)器 2.5/3.3V 16-BIT LATCH XCVR 3-S RoHS:否 制造商:Fairchild Semiconductor 邏輯類(lèi)型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類(lèi)型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74ALVT16600 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:2.5V/3.3V 18-bit universal bus transceiver 3-State
74ALVT16600DGG 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:2.5V/3.3V 18-bit universal bus transceiver 3-State
74ALVT16600DL 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:2.5V/3.3V 18-bit universal bus transceiver 3-State
74ALVT16600DL-T 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:18-Bit Bus Transceiver