參數(shù)資料
型號(hào): 74ALVC16841MTDX
廠商: FAIRCHILD SEMICONDUCTOR CORP
元件分類(lèi): 通用總線(xiàn)功能
英文描述: 10-Bit D-Type Latch
中文描述: ALVC/VCX/A SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56
封裝: 6.10 MM, MO-153, TSSOP-56
文件頁(yè)數(shù): 1/6頁(yè)
文件大小: 95K
代理商: 74ALVC16841MTDX
2001 Fairchild Semiconductor Corporation
DS500690
www.fairchildsemi.com
November 2001
Revised November 2001
7
74ALVC16841
Low Voltage 20-Bit Transparent Latch
with 3.6V Tolerant Inputs and Outputs
General Description
The ALVC16841 contains twenty non-inverting latches with
3-STATE outputs and is intended for bus oriented applica-
tions. The device is byte controlled. The flip-flops appear
transparent to the data when the Latch enable (LE) is
HIGH. When LE is LOW, the data that meets the setup time
is latched. Data appears on the bus when the Output
Enable (OE) is LOW. When OE is HIGH, the outputs are in
a high impedance state.
The 74ALVC16841 is designed for low voltage (1.65V to
3.6V) V
CC
applications with I/O compatibility up to 3.6V.
The 74ALVC16841 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing low CMOS power dissipation.
Features
I
1.65V–3.6V V
CC
supply operation
I
3.6V tolerant inputs and outputs
I
t
PD
(D
n
to O
n
)
3.5 ns max for 3.0V to 3.6V V
CC
3.9 ns max for 2.3V to 2.7V V
CC
6.8 ns max for 1.65V to 1.95V V
CC
I
Power-off high impedance inputs and outputs
I
Supports live insertion and withdrawal (Note 1)
I
Uses patented noise/EMI reduction circuitry
I
Latchup conforms to JEDEC JED78
I
ESD performance:
Human body model
>
2000V
Machine model
>
200V
Note 1:
To ensure the high-impedance state during power up or power
down, OE should be tied to V
CC
through a pull-up resistor; the minimum
value of the resistor is determined by the current-sourcing capability of the
driver.
Ordering Code:
Device also available in Tape and Reel. Specify by appending suffix letter
X
to the ordering code.
Logic Symbol
Pin Descriptions
Order Number
74ALVC16841MTD
Package Number
MTD56
Package Description
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Pin Names
Description
OE
n
LE
n
D
0
D
19
O
0
O
19
Output Enable Input (Active LOW)
Latch Enable Input
Inputs
Outputs
相關(guān)PDF資料
PDF描述
74ALVC16841 Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset 16-SOIC -40 to 85
74ALVC16841MTD Low Voltage 20-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs
74ALVC2245MTCX BUS TRANSCEIVER|SINGLE|8-BIT|AVC/ALVC-CMOS|TSSOP|20PIN|PLASTIC
74ALVC2245 Low Voltage Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26з Series Resistors in B Outputs
74ALVC2245MTC Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset 16-PDIP -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74ALVC16952DGG 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Dual 8-bit Bus Transceiver
74ALVC16952DL 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Dual 8-bit Bus Transceiver
74ALVC1G04DY 制造商:Integrated Device Technology Inc 功能描述:
74ALVC2245 制造商:FAIRCHILD 制造商全稱(chēng):Fairchild Semiconductor 功能描述:Low Voltage Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26ohm Series Resistors in B Outputs
74ALVC2245_05 制造商:FAIRCHILD 制造商全稱(chēng):Fairchild Semiconductor 功能描述:Low Voltage Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26ohm Series Resistors in B Outputs