參數(shù)資料
型號(hào)： 74ABT833PW
廠商： NXP SEMICONDUCTORS
元件分類： 通用總線功能
英文描述： Octal transceiver with parity generator/checker 3-State
中文描述： ABT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO24
封裝： 4.40 MM, PLASTIC, SOT-355-1, TSSOP1-24
文件頁數(shù)： 2/11頁
文件大小： 57K
代理商： 74ABT833PW
Philips Semiconductors
Product specification
74ABT833
Octal transceiver with parity generator/checker
(3-State)
2
1993 Jun 21
853–1619 10087
FEATURES
Low static and dynamic power dissipation with high speed and
high output drive
Open-collector ERROR output with flag register
Output capability: +64mA/–32mA
Latch-up protection exceeds 500mA per Jedec Std 17
ESD protection exceeds 2000V per MIL STD 883 Method 3015
and 200 V per Machine Model
Power up/down 3-State
Live insertion/extraction permitted
DESCRIPTION
The 74ABT833 high-performance BiCMOS device combines low
static and dynamic power dissipation with high speed and high
output drive.
The 74ABT833 is an octal transceiver with a parity
generator/checker and is intended for bus-oriented applications.
When Output Enable A (OEA) is High, it will place the A outputs in a
high impedance state. Output Enable B (OEB) controls the B
outputs in the same way.
The parity generator creates an odd parity output (PARITY) when
OEB is Low. When OEA is Low, the parity of the B port, including
the PARITY input, is checked for odd parity. When an error is
detected, the error data is sent to the input of a storage register. If a
Low-to-High transition happens at the clock input (CP), the error
data is stored in the register and the Open-collector error flag
(ERROR) will go Low. The error flag register is cleared with a Low
pulse on the CLEAR input.
If both OEA and OEB are Low, data will flow from the A bus to the B
bus and the part is forced into an error condition which creates an
inverted PARITY output. This error condition can be used by the
designer for system diagnostics.
QUICK REFERENCE DATA
SYMBOL
PARAMETER
CONDITIONS
T
amb
= 25
°
C; GND = 0V
TYPICAL
UNIT
t
PLH
t
PHL
t
PLH
t
PHL
C
IN
Propagation delay
An to Bn or Bn to An
Propagation delay
An to PARITY
Input capacitance
C
L
= 50pF; V
CC
= 5V
3.4
ns
C
L
= 50pF; V
CC
= 5V
7.4
ns
V
I
= 0V or V
CC
Outputs disabled;
V
O
= 0V or V
CC
Outputs disabled; V
CC
=5.5V
4
pF
C
I/O
I/O capacitance
7
pF
I
CCZ
Total supply current
50
μ
A
ORDERING INFORMATION
PACKAGES
24-Pin Plastic DIP
24-Pin plastic SO
24-Pin Plastic SSOP Type II
24-Pin Plastic TSSOP Type I
TEMPERATURE RANGE
–40
°
C to +85
°
C
–40
°
C to +85
°
C
–40
°
C to +85
°
C
–40
°
C to +85
°
C
OUTSIDE NORTH AMERICA
74ABT833 N
74ABT833 D
74ABT833 DB
74ABT833 PW
NORTH AMERICA
74ABT833 N
74ABT833 D
74ABT833 DB
74ABT833PW DH
DWG NUMBER
SOT222-1
SOT137-1
SOT340-1
SOT355-1
PIN CONFIGURATION
24
23
22
21
20
19
18
17
16
15
14
13
12
10
11
9
8
7
6
5
4
3
2
1
V
CC
GND
CLEAR
OEA
B0
B1
B2
B3
B6
B7
PARITY
OEB
A0
A1
A2
A3
A4
A5
A6
A7
ERROR
CP
B4
B5
TOP VIEW
SA00212
PIN DESCRIPTION
SYMBOL
PIN NUMBER
2, 3, 4, 5,
6, 7, 8, 9
23, 22, 21, 20,
19, 18, 17, 16
NAME AND FUNCTION
A0 – A7
A port 3-State inputs/outputs
B0 – B7
B port 3-State inputs/outputs
OEA
1
Enables the A outputs when
Low
Enables the B outputs when
Low
Parity output/input
Error output (open collector)
Clears the error flag register
when Low
Clock input
Ground (0V)
Positive supply voltage
OEB
14
PARITY
ERROR
15
10
CLEAR
11
CP
GND
V
CC
13
12
24
相關(guān)PDF資料
PDF描述
74ABT833PWDH Octal transceiver with parity generator/checker 3-State
74ABT834 25-Ohm Octal Transparent D-type Latch With 3-State Outputs 20-PDIP 0 to 70
74ABT834D Octal inverting transceiver with parity generator/checker 3-State
74ABT834N Octal inverting transceiver with parity generator/checker 3-State
74ABT841 10-bit bus interface latch (3-State)(10位總線接口鎖存器（三態(tài)）)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74ABT833PW,112 功能描述:總線收發(fā)器 OCTAL XCVR W/PARITY GEN/CK 3-S RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74ABT833PW,118 功能描述:總線收發(fā)器 OCTAL XCVR W/PARITY GEN/CK 3-S RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74ABT841D 功能描述:閉鎖 10-BIT BUS INTERFACE LATCH 3-S RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
74ABT841D,602 功能描述:閉鎖 10-BIT BUS INTERFACE RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
74ABT841D,623 功能描述:閉鎖 10-BIT BUS INTERFACE RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*