參數(shù)資料
型號: 74ABT657PWDH
廠商: NXP SEMICONDUCTORS
元件分類: 通用總線功能
英文描述: Octal transceiver with parity generator/checker 3-State
中文描述: ABT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO24
封裝: 4.40 MM, PLASTIC, SOT-355-1, TSSOP-24
文件頁數(shù): 7/11頁
文件大?。?/td> 62K
代理商: 74ABT657PWDH
Philips Semiconductors
Product specification
74ABT657
Octal transceiver with parity generator/checker
(3-State)
1995 Dec 11
7
AC CHARACTERISTICS
GND = 0V; t
R
= t
F
= 2.5ns; C
L
= 50pF, R
L
= 500
LIMITS
SYMBOL
PARAMETER
WAVEFORMS
T
amb
= +25
o
C
V
CC
= +5.0V
Typ
3.3
3.0
6.5
7.0
5.0
5.0
9.2
9.6
6.0
6.4
3.8
4.4
5.1
5.4
T
amb
= –40 to +85
o
C
V
CC
= +5.0V
±
10%
Min
1.1
1.2
2.5
2.8
1.7
1.9
3.9
4.0
2.7
3.2
1.3
1.9
2.4
2.7
UNIT
Min
1.1
1.2
2.5
2.8
1.7
1.9
3.9
4.0
2.7
3.2
1.3
1.9
2.4
2.7
Max
5.0
4.3
8.7
9.1
6.6
6.6
11.7
12.1
7.6
8.0
5.6
7.0
7.0
7.6
Max
5.5
4.8
10.1
10.6
7.3
7.3
13.8
14.5
9.4
9.4
6.6
8.2
7.6
8.1
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
Propagation delay
An to Bn or Bn to An
Propagation delay
An to PARITY
Propagation delay
ODD/EVEN to PARITY, ERROR
Propagation delay
Bn to ERROR
Propagation delay
PARITY to ERROR
Output enable time
1
to High or Low level
Output disable time
from High or Low level
2
ns
1, 2
ns
1, 2
ns
1, 2
ns
1, 2
ns
3, 4
ns
3, 4
ns
NOTES:
1. These delay times reflect the 3-State recovery time only and do not include the delay through the buffers and the parity check circuitry which
affect the ERROR output. To assure validinformation at the ERROR pin, time must be allowed for the signal to propagate through the
drivers (B to A), through the parity check circuitry (same as A to PARITY), and to the ERROR output. Validdata at the ERROR pin
(B to A)
+ (A to PARITY).
AC WAVEFORMS
NOTE: For all waveforms, V
M
= 1.5V.
An, Bn
PARITY
V
M
t
PHL
t
PLH
V
M
V
M
V
M
ERROR
ODD/EVEN
PARITY,
SA00219
Waveform 1. Propagation Delay For Inverting Output
OE
V
M
t
PZH
t
PHZ
0V
V
OH
–0.3V
V
M
V
M
An, Bn
PARITY, ERROR
SA00221
Waveform 3. 3-State Output Enable Time to High Level and
Output Disable Time from High Level
SA00220
V
M
t
PLH
t
PHL
V
M
V
M
V
M
An, Bn
ODD/EVEN
PARITY
An, Bn,
PARITY,
ERROR
Waveform 2. Propagation Delay For Non-Inverting Output
SA00222
t
PZL
t
PLZ
0V
V
OL
+0.3V
V
M
V
M
V
M
OE
An, Bn
PARITY, ERROR
Waveform 4. 3-State Output Enable Time to Low Level and
Output Disable Time from Low Level
相關(guān)PDF資料
PDF描述
74ABT657N Octal transceiver with parity generator/checker 3-State
74ABT74 Dual D-type filp-flops(雙D觸發(fā)器)
74ABT74PWDH Dual D-type flip-flop
74ABT823 9-bit D-type flip-flop with reset and enable 3-State
74ABT823D 9-bit D-type flip-flop with reset and enable 3-State
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74ABT657PW-T 功能描述:總線收發(fā)器 OCTAL XCVR W/PARITY CHK 3-S RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74ABT74D 功能描述:觸發(fā)器 DUAL D-TYPE FLIPFLOP RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
74ABT74D,112 功能描述:觸發(fā)器 DUAL D-TYPE FLIPFLOP RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
74ABT74D,118 功能描述:觸發(fā)器 DUAL D-TYPE FLIPFLOP RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
74ABT74DB 功能描述:觸發(fā)器 DUAL D-TYPE FLIPFLOP RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel