- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360358 > 74ABT657N (NXP SEMICONDUCTORS) Octal transceiver with parity generator/checker 3-State PDF資料下載
參數(shù)資料
| 型號(hào)： | 74ABT657N |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | Octal transceiver with parity generator/checker 3-State |
| 中文描述： | ABT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDIP24 |
| 封裝： | 0.300 INCH, PLASTIC, MS-001, SOT-222-1, DIP-24 |
| 文件頁數(shù)： | 2/11頁 |
| 文件大小： | 62K |
| 代理商： | 74ABT657N |
Philips Semiconductors
Product specification
74ABT657
Octal transceiver with parity generator/checker
(3-State)
2
1995 Dec 11
853–1615 16106
FEATURES
Combinational functions in one package
Low static and dynamic power dissipation with high speed and
high output drive
Output capability: +64mA/–32mA
Power-up 3-State
Latch-up protection exceeds 500mA per Jedec Std 17
ESD protection exceeds 2000 V per MIL STD 883 Method 3015
and 200 V per Machine Model
DESCRIPTION
The 74ABT657 high-performance BiCMOS device combines low
static and dynamic power dissipation with high speed and high
output drive.
The 74ABT657 is an octal transceiver featuring non-inverting buffers
with 3-State outputs and an 8-bit parity generator/checker, and is
intended for bus-oriented applications. The buffers have a
guaranteed current sinking capability of 64mA. The
Transmit/Receive (T/R) input determines the direction of the data
flow through the bidirectional transceivers. Transmit (active-High)
enables data from A ports to B ports; Receive (active-Low) enables
data from B ports to A ports.
The Output Enable (OE) input disables both the A and B ports by
placing them in a high impedance condition when the OE input is
High. The parity select (ODD/EVEN) input gives the user the option
of odd or even parity systems. The parity (PARITY) pin is an output
from the generator/checker when transmitting from the port A to B
(T/R = High) and an input when receiving from port B to A port (T/R
= Low). When transmitting (T/R = High) the parity select
(ODD/EVEN) input is set, then the A port data is polled to determine
the number of High bits. The parity (PARITY) output then goes to the
logic state determined by the parity select (ODD/EVEN) setting and
by the number of High bits on port A. For example, if the parity
select (ODD/EVEN) is set Low (even parity), and the number of
High bits on port A is odd, then the parity (PARITY) output will be
High, transmitting even parity. If the number of High bits on port A is
even, then the parity (PARITY) output will be Low, keeping even
parity. When in receive mode (T/R = Low) the B port is polled to
determine the number of High bits. If parity select (ODD/EVEN) is
Low (even parity) and the number of Highs on port B is:
(1) odd and the parity (PARITY) input is High, then ERROR will be
High, signifying no error.
(2) even and the parity (PARITY) input is High, then ERROR will be
asserted Low, indicating an error.
QUICK REFERENCE DATA
SYMBOL
PARAMETER
CONDITIONS
T
amb
= 25
°
C; GND = 0V
TYPICAL
UNIT
t
PLH
t
PHL
C
IN
Propagation delay
An to Bn or Bn to An
Input capacitance
C
L
= 50pF; V
CC
= 5V
3.3
ns
V
I
= 0V or V
CC
Outputs disabled;
V
O
= 0V or V
CC
Outputs disabled; V
CC
=5.5V
4
pF
C
I/O
I/O capacitance
7
pF
I
CCZ
Total supply current
500
nA
ORDERING INFORMATION
PACKAGES
24-Pin Plastic DIP
24-Pin plastic SO
24-Pin Plastic SSOP Type II
24-Pin Plastic TSSOP Type I
TEMPERATURE RANGE
–40
°
C to +85
°
C
–40
°
C to +85
°
C
–40
°
C to +85
°
C
–40
°
C to +85
°
C
OUTSIDE NORTH AMERICA
74ABT657 N
74ABT657 D
74ABT657 DB
74ABT657 PW
NORTH AMERICA
74ABT657 N
74ABT657 D
74ABT657 DB
74ABT657PW DH
DWG NUMBER
SOT222-1
SOT137-1
SOT340-1
SOT355-1
PIN CONFIGURATION
24
23
22
21
20
19
18
17
16
15
14
13
12
10
11
9
8
7
6
5
4
3
2
1
OE
ERROR
ODD/EVEN
T/R
B0
B1
B2
B3
B4
B5
B6
B7
A0
A1
A2
A3
A4
V
CC
A5
A6
A7
PARITY
GND
GND
SA00181
TOP VIEW
PIN DESCRIPTION
SYMBOL
PIN NUMBER
NAME AND FUNCTION
13
PARITY
Parity output
11
ODD/EVEN
Parity select input
12
ERROR
Error output
1
T/R
Transmit/receive input
2, 3, 4, 5,
6, 8, 9, 10
A0 - A7
A port 3-State outputs
23, 22, 21, 20,
17, 16, 15, 14
B0 - B7
B port 3-State outputs
24
OE
Output enable input (active-Low)
18, 19
GND
Ground (0V)
7
V
CC
Positive supply voltage
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74ABT74 | Dual D-type filp-flops(雙D觸發(fā)器) |
| 74ABT74PWDH | Dual D-type flip-flop |
| 74ABT823 | 9-bit D-type flip-flop with reset and enable 3-State |
| 74ABT823D | 9-bit D-type flip-flop with reset and enable 3-State |
| 74ABT823DB | 9-bit D-type flip-flop with reset and enable 3-State |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74ABT657PW | 功能描述:總線收發(fā)器 OCTAL XCVR W/PARITY CHK 3-S RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ABT657PW,112 | 功能描述:總線收發(fā)器 OCTAL XCVR RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ABT657PW,118 | 功能描述:總線收發(fā)器 OCTAL XCVR RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ABT657PW-T | 功能描述:總線收發(fā)器 OCTAL XCVR W/PARITY CHK 3-S RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ABT74D | 功能描述:觸發(fā)器 DUAL D-TYPE FLIPFLOP RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。