參數(shù)資料
型號: 74ABT16500C
廠商: NXP Semiconductors N.V.
英文描述: 18-bit universal bus transceiver 3-State
中文描述: 18位通用總線收發(fā)器,三態(tài)
文件頁數(shù): 9/12頁
文件大?。?/td> 88K
代理商: 74ABT16500C
Philips Semiconductors
Product specification
74ABT16500C
74ABTH16500C
18-bit universal bus transceiver (3-State)
1998 Feb 27
9
AC WAVEFORMS (Continued)
V
M
= 1.5V, V
IN
= GND to 3.0V
t
PLH
t
PHL
t
W
(H)
V
M
V
M
V
M
V
M
V
M
LEAB or
LEBA
An or Bn
V
OH
V
OL
SA00133
Waveform 3. Propagation Delay, Enable to Output, and Enable
Pulse Width
ééé
ééé
ééé
ééééé
ééééé
ééééé
ééé
ééé
ééé
V
M
V
M
V
M
V
M
V
M
V
M
An
or
Bn
CPAB or CPBA,
LEAB or LEBA
S
h
SA00323
Note: The shaded areas indicate when the input is permitted
to change for predictable output performance.
Waveform 4. Data Setup and Hold Times
OEBA
OEAB
An or Bn
V
M
V
M
V
M
t
PZH
t
PHZ
V
OH
V
OH
–0.3V
SA00135
Waveform 5. 3-State Output Enable Time to High Level
and Output Disable Time from High Level
V
OL
OEBA
OEAB
V
M
V
M
t
PZL
t
PLZ
V
M
An or Bn
V
OL
+0.3V
SA00136
Waveform 6. 3-State Output Enable Time to Low Level
and Output Disable Time from Low Level
TEST CIRCUIT AND WAVEFORMS
PULSE
GENERATOR
R
T
V
IN
D.U.T.
V
OUT
R
L
V
CC
R
L
7.0V
Test Circuit for 3-State Outputs
V
M
V
M
t
W
AMP (V)
NEGATIVE
PULSE
10%
10%
90%
90%
0V
V
M
V
M
t
W
AMP (V)
POSITIVE
PULSE
90%
90%
10%
10%
0V
t
THL
(t
F
)
t
TLH
(t
R
)
t
THL
(t
F
)
t
TLH
(t
R
)
V
M
= 1.5V
Input Pulse Definition
DEFINITIONS
R
L
=
Load resistor; see AC CHARACTERISTICS for value.
C
L
=
Load capacitance includes jig and probe capacitance;
see AC CHARACTERISTICS for value.
R
T
=
Termination resistance should be equal to Z
OUT
of
pulse generators.
INPUT PULSE REQUIREMENTS
FAMILY
Amplitude
Rep. Rate
t
W
t
R
t
F
74ABT/H16
3.0V
1MHz
500ns
2.5ns
2.5ns
SWITCH POSITION
TEST
SWITCH
t
PLZ
t
PZL
All other
closed
closed
open
SA00018
C
L
相關(guān)PDF資料
PDF描述
74ABT16500CDGG 18-bit universal bus transceiver 3-State
74ABT16500CDL 18-bit universal bus transceiver 3-State
74ABTH16500C Quadruple 2-Line To 1-Line Data Selectors/Multiplexers With 3-State Outputs 16-SOIC 0 to 70
74ABTH16500CDGG 18-bit universal bus transceiver 3-State
74ABTH16500CDL 18-bit universal bus transceiver 3-State
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74ABT16500CDGG 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit universal bus transceiver 3-State
74ABT16500CDL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit universal bus transceiver 3-State
74ABT16500CDL-T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:18-Bit Bus Transceiver
74ABT16500CMTD 功能描述:總線收發(fā)器 18-Bit Reg Bus Trans RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74ABT16500CMTD_Q 功能描述:總線收發(fā)器 18-Bit Reg Bus Trans RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel