73S8014BN Data Sheet
DS_8014BN_057
18
Rev. 1.0
3.7
Activation Sequence
The 73S8014BN smart card interface IC has an internal 1ms delay on the application of VDD where VDD > VDDF.
No activation is allowed during this 1ms period. The
CMDVCC (edge triggered) signal must then be set low to
activate the card. To initiate activation, the card must be present and there can be no VDD fault.
The following steps show the activation sequence and the timing of the card control signals when the system
controller sets
CMDVCC low while the RSTIN is low:
CMDVCC is set low at t
0.
VCC rises to the selected level and then the internal VCC control circuit checks the presence of VCC at the
end of t1. In normal operation, the voltage VCC to the card becomes valid before t1. If VCC is not valid at t1,
OFF goes low to report a fault to the system controller, and V
CC to the card is shut off.
Turn I/O to reception mode at t2.
CLK is applied to the card at t3.
RST is a copy of RSTIN after t3.
CMDVCC
VCC
I/O
CLK
RSTIN
t1
t2
t3
RST
t0
t1 = 0.2ms (timing by 1.5MHz internal oscillator)
t2 = 1.5s, I/O goes to reception state
t3 = > 0.5s, CLK starts, RST to become the copy of RSTIN
Figure 6: Activation Sequence—RSTIN Low When
CMDVCC Goes Low
The startup of the CLK output can be delayed in the activation sequence by setting the RSTIN input high before
beginning activation by bringing
CMDVCC low. The CLK output is delayed until RSTIN is taken low. Special care
must be taken when performing this type of activation. The power-down mode is initiated by setting the RSTIN
and 5V/
3V inputs high while CMDVCC is high (outside a card session). If this state is held for more than 2ms, the
power mode is initiated. As a result, to use this activation mode, the
CMDVCC falling edge must occur within 1ms
of the RSTIN input being set high. The following steps show the activation sequence and the timing of the card
control signals when the system controller pulls the
CMDVCC low while the RSTIN is high:
CMDVCC is set low at t
0.
VCC rises to the selected level and then the internal VCC control circuit checks the presence of VCC at the
end of t1. In normal operation, the voltage VCC to the card becomes valid before t1. If VCC is not valid at t1,
OFF goes low to report a fault to the system controller, and V
CC to the card is shut off.
At the fall of RSTIN (under host control) at t2, CLK is applied to the card.
RST is a copy of RSTIN after t2.