- 您現(xiàn)在的位置：買賣IC網 > PDF目錄1887 > 73S1209F-68IMR/F/P (Maxim Integrated Products)IC SMART CARD READER PROG 68-QFN PDF資料下載
參數(shù)資料
| 型號： | 73S1209F-68IMR/F/P |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 44/123頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SMART CARD READER PROG 68-QFN |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 2,500 |
| 系列： | 73S12xx |
| 核心處理器： | 80515 |
| 芯體尺寸： | 8-位 |
| 速度： | 24MHz |
| 連通性： | I²C，智能卡，UART/USART |
| 外圍設備： | LED，POR，WDT |
| 輸入/輸出數(shù)： | 9 |
| 程序存儲器容量： | 32KB（32K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 2K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 振蕩器型： | 內部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 68-VFQFN 裸露焊盤 |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁
DS_1209F_004
73S1209F Data Sheet
Rev. 1.2
27
1.7.2 Power Control Modes
The 73S1209F contains circuitry to disable portions of the device and place it into lower power standby
modes. This is accomplished by either shutting off the power or disabling the clock going to the block.
The miscellaneous control registers MISCtl0, MISCtl1 and the Master Clock Control register (MCLKCtl)
provide control over the power modes. There is also a device power down mode that will stop the core,
clock subsystem and the peripherals connected to it. The PWRDN bit in MISCtl0 will setup the
73S1209F for power down and disable all clocks. The power down mode should only be initiated by
setting the PWRDN bit in the MISCtl0 register and not by manipulating individual control bits in various
VDDFAULT
Analog functions
(VCO, PLL,
reference and bias
circuits, etc.)
ANALOG
COMPARE
High Speed OSC
MISCtl0 - PWRDN
VDDFCtl - VDDFEN
ACOMP - CMPEN
MCLCKCtl - HOSEN
Smart Card Power
SCVCCCtl - SCPRDN
+
These are the registers and
the names of the control bits.
These are the
block references.
PWRDN Signal
Note: the PWRDN Signal is not the direct version of the PWRDN Bit. There are delays from assertion of the
PWRDN bit to the assertion of the PWRDN Signal (32 MPU clocks) Refer to the Power Down sequence diagram.
Flash Read Pulse
one-shot circuit
MISCtl1 - FRPEN
+
Figure 5: Power-Down Control
When the PWRDN bit is set, the clock subsystem will provide a delay of 32 MPUCLK cycles to allow the
program to set the STOP bit in the PCON register. This delay will enable the program to properly halt the
core before the analog circuits shut down (high speed oscillator, VCO/PLL, voltage reference and bias
circuitry, etc.). The PDMUX bit in SFR INT5Ctl should be set prior to setting the PWRDN bit in order to
configure the wake up interrupt logic. The power down mode is de-asserted by any of the interrupts
connected to external interrupts 0, 4 and 5 (external USR[0:7], smart card and Keypad). These interrupt
sources are OR’ed together and routed through some delay logic into INT0 to provide this functionality.
The interrupt will turn on the power to all sections that were shut off and start the clock subsystem. After
the clock subsystem clocks start running, the MPUCLK begins to clock a 512 count delay counter. When
the counter times out, the interrupt will then be active on INT0 and the program can resume. Figure 6
shows the detailed logic for waking up the 73S1209F from a power down state using these specific
interrupt sources. Figure 7 shows the timing associated with the power down mode.
相關PDF資料 |
PDF描述 |
|---|---|
| 73S1210F-68IMR/F/P | IC SMART CARD READER PROG 68-QFN |
| 73S1215F-68IMR/F/P | IC SMART CARD READER PROG 68-QFN |
| 73S1217F-68IMR/F/P | IC SMART CARD READER PROG 68-QFN |
| 73S1217F-68MR/F/PE | IC SOC SMART CARD READER 68QFN |
| 73S8010C-ILR/F | IC SMART CARD INTERFACE 28-SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 73S1209F-68M/F/P1 | 功能描述:8位微控制器 -MCU Contained 80515-SoC Serial Hst Interface RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| 73S1209F-EB | 功能描述:開發(fā)板和工具包 - 8051 73S1209F Eval Brd (Doc. Cd, Cable) RoHS:否 制造商:Silicon Labs 產品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓: |
| 73S1209F-IM44 DK | 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Dev Kit Eval Bd Ice Cable Cd |
| 73S1209F-IM44 EB | 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Eval Brd Eval Bd Doc Cd Cable |
| 73S1209F-IM68 DK | 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Dev Kit Eval Bd Ice Cable Cd |
發(fā)布緊急采購，3分鐘左右您將得到回復。