參數(shù)資料
型號: 72V233L6BCG
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: FIFO
英文描述: 1K X 18 OTHER FIFO, 4 ns, PBGA100
封裝: 11 X 11 MM, 1 MM PITCH, GREEN, BGA-100
文件頁數(shù): 7/45頁
文件大?。?/td> 381K
代理商: 72V233L6BCG
15
IDT72V263/273/283/293/103/113 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
8K x 18, 16K x 9/18, 32K x 9/18, 64K x 9/18, 128K x 9/18, 256K x 9/18, 512K x9
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V223/233/243/253/263/273/283/293 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
512 x 18, 1K x 9/18, 2K x 9/18, 4K x 9/18, 8K x 9/18, 16K x 9/18, 32K x 9/18, 64K x 9/18, 128K x 9
FEBRUARY 11, 2009
Figure 3. Programmable Flag Offset Programming Sequence
D/Q8
D/Q0
EMPTY OFFSET REGISTER
1
2
3
4
5
6
7
8
1st Parallel Offset Write/Read Cycle
2nd Parallel Offset Write/Read Cycle
3rd Parallel Offset Write/Read Cycle
4th Parallel Offset Write/Read Cycle
D/Q8
D/Q0
EMPTY OFFSET REGISTER
9
10
11
12
13
14
15
16
D/Q8
D/Q0
FULL OFFSET REGISTER
1
2
3
4
5
6
7
8
D/Q8
D/Q0
EMPTY OFFSET REGISTER
17
18
19
5th Parallel Offset Write/Read Cycle
D/Q8
D/Q0
FULL OFFSET REGISTER
9
10
11
12
13
14
15
16
6th Parallel Offset Write/Read Cycle
D/Q8
D/Q0
17
FULL OFFSET REGISTER
IDT72V293
(2) x9 Bus Width
x9 to x9 Mode
All Other Modes
# of Bits Used:
10 bits for the IDT72V223
11 bits for the IDT72V233
12 bits for the IDT72V243
13 bits for the IDT72V253
14 bits for the IDT72V263
15 bits for the IDT72V273
16 bits for the IDT72V283
17 bits for the IDT72V293
Note: All unused bits of the
LSB & MSB are don't care
# of Bits Used:
9 bits for the IDT72V223
10 bits for the IDT72V233
11 bits for the IDT72V243
12 bits for the IDT72V253
13 bits for the IDT72V263
14 bits for the IDT72V273
15 bits for the IDT72V283
16 bits for the IDT72V293
Note: All unused bits of the
LSB & MSB are don't care
4666 drw06
D/Q8
D/Q0
EMPTY OFFSET REGISTER
1
2
3
4
5
6
7
8
1st Parallel Offset Write/Read Cycle
2nd Parallel Offset Write/Read Cycle
3rd Parallel Offset Write/Read Cycle
D/Q8
D/Q0
EMPTY OFFSET REGISTER
9
10
11
12
13
14
15
16
D/Q8
D/Q0
FULL OFFSET REGISTER
1
2
3
4
5
6
7
8
4th Parallel Offset Write/Read Cycle
D/Q8
D/Q0
FULL OFFSET REGISTER
9
10
11
12
13
14
1
5
16
IDT72V223/72V233/72V243/72V253/72V263/
72V273/72V283/72V293
(2) x9 Bus Width
D/Q17
D/Q0
D/Q16
EMPTY OFFSET REGISTER
Data Inputs/Outputs
# of Bits Used
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
1st Parallel Offset Write/Read Cycle
Data Inputs/Outputs
2nd Parallel Offset Write/Read Cycle
1
2
3
4
5
6
7
8
10
11
12
13
14
15
9
FULL OFFSET REGISTER
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
1
2
3
4
5
6
7
8
10
11
12
13
14
15
9
Non-Interspersed
Parity
Interspersed
Parity
D/Q17
D/Q0
D/Q16
D/Q8
16
IDT72V223/72V233/72V243/72V253/72V263/72V273/
72V283/72V293 x18 Bus Width
NOTES:
1. When programming the IDT72V293 with an input bus width of x9 and output bus width of x18, 4 write cycles will be required. When Reading the IDT72V293 with an output bus
width of x9 and input bus width of x18, 4 read cycles will be required.
2. A total of 6 program/ read cycles will be required for x9 bus width if both the input and output bus widths are set to x9.
相關(guān)PDF資料
PDF描述
72V3613L20PQF 64 X 36 OTHER FIFO, 12 ns, PQFP132
72V3660L6PFG8 4K X 36 OTHER FIFO, 4 ns, PQFP128
7305-0-15-01-47-01-10-0 BERYLLIUM COPPER, TIN LEAD (300) OVER NICKEL FINISH, PCB TERMINAL
7305-0-15-15-47-27-10-0 BERYLLIUM COPPER, GOLD (30) OVER NICKEL FINISH, PCB TERMINAL
7310-0-32-21-00-00-08-0 BRASS, GOLD FINISH, PCB TERMINAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
72V233L6PF 功能描述:先進先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝:
72V233L6PF8 功能描述:先進先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝:
72V233L7-5BC 功能描述:先進先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝:
72V233L7-5BCI 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 1K x 18/2K x 9 100-Pin CABGA 制造商:Integrated Device Technology Inc 功能描述:FIFO SYNC DUAL DEPTH/WIDTH UNI-DIR 1KX18/2KX9 100CABGA - Trays
72V233L7-5PF 功能描述:先進先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: