- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄294084 > 7016S35PFGB (INTEGRATED DEVICE TECHNOLOGY INC) 16K X 9 DUAL-PORT SRAM, 35 ns, PQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | 7016S35PFGB |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類(lèi)： | SRAM |
| 英文描述： | 16K X 9 DUAL-PORT SRAM, 35 ns, PQFP80 |
| 封裝： | 14 X 14 MM, 1.40 MM HEIGHT, GREEN, TQFP-80 |
| 文件頁(yè)數(shù)： | 9/20頁(yè) |
| 文件大?。?/td> | 164K |
| 代理商： | 7016S35PFGB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
6.42
IDT7016S/L
High-Speed 16K x 9 Dual-Port Static RAM
Military, Industrial and Commercial Temperature Ranges
17
Figure 3. Busy and chip enable routing for both width and depth
expansion with IDT7016 RAMs.
left port in no way slows the access time of the right port. Both ports are
identical in function to standard CMOS Static RAM and can be read from,
orwrittento,atthesametimewiththeonlypossibleconflictarisingfromthe
simultaneous writing of, or a simultaneous READ/WRITE of, a non-
semaphorelocation.Semaphoresareprotectedagainstsuchambiguous
situations and may be used by the system program to avoid any conflicts
inthenon-semaphoreportionoftheDual-PortRAM.Thesedeviceshave
an automatic power-down feature controlled by
CE,theDual-PortRAM
enable, and
SEM,thesemaphoreenable.TheCE and SEMpinscontrol
on-chip power down circuitry that permits the respective port to go into
standby mode when not selected. This is the condition which is shown in
Truth Table I where
CE and SEM are both HIGH.
SystemswhichcanbestusetheIDT7016containmultipleprocessors
or controllers and are typically very high-speed systems which are
softwarecontrolledorsoftwareintensive.Thesesystemscanbenefitfrom
aperformanceincreaseofferedbytheIDT7016'shardwaresemaphores,
which provide a lockout mechanism without requiring complex program-
ming.
Software handshaking between processors offers the maximum in
systemflexibilitybypermittingsharedresourcestobeallocatedinvarying
configurations. The IDT7016 does not use its semaphore flags to control
anyresourcesthroughhardware,thusallowingthesystemdesignertotal
flexibilityinsystemarchitecture.
An advantage of using semaphores rather than the more common
methods of hardware arbitration is that wait states are never incurred in
either processor. This can prove to be a major advantage in very high-
speedsystems.
How the Semaphore Flags Work
The semaphore logic is a set of eight latches which are independent
of the Dual-Port RAM. These latches can be used to pass a flag, or token,
from one port to the other to indicate that a shared resource is in use. The
semaphores provide a hardware assist for a use assignment method
called“TokenPassingAllocation.”Inthismethod,thestateofasemaphore
latch is used as a token indicating that shared resource is in use. If the left
processor wants to use this resource, it requests the token by setting the
latch.Thisprocessorthenverifiesitssuccessinsettingthelatchbyreading
it. If it was successful, it proceeds to assume control over the shared
resource. If it was not successful in setting the latch, it determines that the
right side processor has set the latch first, has the token and is using the
shared resource. The left processor can then either repeatedly request
that semaphore’s status or remove its request for that semaphore to
Busy Logic
Busy Logic provides a hardware indication that both ports of the RAM
haveaccessedthesamelocationatthesametime.Italsoallowsoneofthe
twoaccessestoproceedandsignalstheothersidethattheRAMis“busy”.
The
BUSYpincanthenbeusedtostalltheaccessuntiltheoperationon
the other side is completed. If a write operation has been attempted from
thesidethatreceivesa
BUSYindication,thewritesignalisgatedinternally
to prevent the write from proceeding.
The use of
BUSYlogicisnotrequiredordesirableforallapplications.
In some cases it may be useful to logically OR the
BUSYoutputstogether
and use any
BUSY indication as an interrupt source to flag the event of
an illegal or illogical operation. If the write inhibit function of
BUSYlogicis
not desirable, the
BUSYlogiccanbedisabledbyplacingthepartinslave
mode with the M/
Spin.OnceinslavemodetheBUSYpinoperatessolely
as a write inhibit input pin. Normal operation can be programmed by tying
the
BUSY pins HIGH. If desired, unintended write operations can be
prevented to a port by tying the
BUSY pin for that port LOW.
The
BUSY outputs on the IDT7016 RAM in master mode, are push-
pull type outputs and do not require pull up resistors to operate. If these
RAMs are being expanded in depth, then the
BUSY indication for the
resulting array requires the use of an external AND gate.
Width Expansion Busy Logic
Master/Slave Arrays
When expanding an IDT7016 RAM array in width while using
BUSY
logic, one master part is used to decide which side of the RAM array will
receive a
BUSY indication, and to output that indication. Any number of
slaves to be addressed in the same address range as the master use the
BUSYsignalasawriteinhibitsignal.ThusontheIDT7016RAMtheBUSY
pin is an output if the part is used as a master (M/
Spin=H),andtheBUSY
pin is an input if the part used as a slave (M/
S pin = L) as shown in
Figure 3.
Iftwoormoremasterpartswereusedwhenexpandinginwidth,asplit
decision could result with one master indicating
BUSYononesideofthe
array and another master indicating
BUSYononeothersideofthearray.
This would inhibit the write operations from one port for part of a word and
inhibitthewriteoperationsfromtheotherportfortheotherpartoftheword.
The
BUSY arbitration, on a master, is based on the chip enable and
address signals only. It ignores whether an access is a read or write. In
a master/slave array, both address and chip enable must be valid long
enoughfora
BUSYflagtobeoutputfromthemasterbeforetheactualwrite
pulsecanbeinitiatedwiththeR/
Wsignal.Failuretoobservethistimingcan
result in a glitched internal write inhibit signal and corrupted data in the
slave.
Semaphores
The IDT7016 are extremely fast Dual-Port 16Kx9 Static RAMs with
an additional 8 address locations dedicated to binary semaphore flags.
These flags allow either processor on the left or right side of the Dual-Port
RAM to claim a privilege over the other processor for functions defined by
the system designer’s software. As an example, the semaphore can be
used by one processor to inhibit the other from accessing a portion of the
Dual-Port RAM or any other shared resource.
The Dual-Port RAM features a fast access time, and both ports are
completely independent of each other. This means that the activity on the
3190 drw 19
MASTER
Dual Port
RAM
BUSY (L) BUSY (R)
CE
MASTER
Dual Port
RAM
BUSY (L) BUSY (R)
CE
SLAVE
Dual Port
RAM
BUSY (L) BUSY (R)
CE
SLAVE
Dual Port
RAM
BUSY (L) BUSY (R)
CE
BUSY (L)
BUSY (R)
D
E
C
O
D
E
R
,
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 70219-920 | 8 CONTACT(S), FEMALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER |
| 70219-921LF | 20 CONTACT(S), FEMALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER |
| 70219-921 | 20 CONTACT(S), FEMALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER |
| 70219-922LF | 9 CONTACT(S), FEMALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER |
| 70219-922 | 9 CONTACT(S), FEMALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 7016S35PFI | 功能描述:IC SRAM 144KBIT 80TQFP 制造商:idt, integrated device technology inc 系列:* 零件狀態(tài):最後搶購(gòu) 標(biāo)準(zhǔn)包裝:90 |
| 7016S35PFI8 | 功能描述:IC SRAM 144KBIT 80TQFP 制造商:idt, integrated device technology inc 系列:* 零件狀態(tài):最後搶購(gòu) 標(biāo)準(zhǔn)包裝:750 |
| 7016-SS | 功能描述:螺絲和緊固件 Shoulder Screw SS 6-32 9/32in RoHS:否 制造商:Unspecified 產(chǎn)品: 類(lèi)型:Washer 螺紋大小: 長(zhǎng)度: 材料:Steel 電鍍:Nickel 螺絲頭: 螺絲類(lèi)型: |
| 7016X | 制造商:CML 制造商全稱(chēng):Chicago Miniature Lamp,inc 功能描述:SMT LEDs 1208 Package Size |
| 7016X1 | 功能描述:標(biāo)準(zhǔn)LED-SMD RED WATER CLEAR RoHS:否 制造商:Vishay Semiconductors 封裝 / 箱體:0402 LED 大小:1 mm x 0.5 mm x 0.35 mm 照明顏色:Red 波長(zhǎng)/色溫:631 nm 透鏡顏色/類(lèi)型:Water Clear 正向電流:30 mA 正向電壓:2 V 光強(qiáng)度:54 mcd 顯示角:130 deg 系列:VLMx1500 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。