參數(shù)資料
型號: 668-0003-C
廠商: Rabbit Semiconductor
文件頁數(shù): 207/228頁
文件大小: 0K
描述: IC CPU RABBIT2000 30MHZ 100PQFP
標準包裝: 100
系列: Rabbit 2000
處理器類型: Rabbit 2000 8-位
速度: 30MHz
電壓: 2.7V,3V,3.3V,5V
安裝類型: 表面貼裝
封裝/外殼: 100-BQFP
供應(yīng)商設(shè)備封裝: 100-PQFP(14x20)
包裝: 托盤
其它名稱: 316-1004
668-0003
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁當前第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁
2
Rabbit 2000 Microprocessor User’s Manual
Access to I/O devices is accomplished by using memory access instructions with an I/O
prefix. Access to I/O devices is thus faster and easier compared to processors with a
restricted I/O instruction set.
The hardware design rules are simple. Up to six static memory chips (such as RAM and
flash EPROM) connect directly to the microprocessor with no glue logic. Even larger
amounts of memory can be handled by using parallel I/O lines as high-order address
lines. The Rabbit runs with no wait states at 24 MHz with a memory having an access
time of 70 ns. There are two clocks per memory access. Most I/O devices may be con-
nected without glue logic.
The memory cycle is two clocks long. A clean memory and I/O cycle completely avoid
the possibility of tri-state fights. Peripheral I/O devices can usually be interfaced in a
glueless fashion using pins programmable as I/O chip selects, I/O read strobes or I/O
write strobe pins. A built-in clock doubler allows -frequency crystals to be used to
reduce radiated emissions.
The Rabbit may be cold-booted via a serial port or the parallel access slave port. This
means that flash program memory may be soldered in unprogrammed, and can be
reprogrammed at any time without any assumption of an existing program or BIOS. A
Rabbit that is slaved to a master processor can operate entirely with volatile RAM,
depending on the master for a cold program boot.
There are 40 parallel I/O lines (shared with serial ports). Some I/O lines are timer syn-
chronized, which permits precisely timed edges and pulses to be generated under com-
bined hardware and software control.
There are four serial ports. All four serial ports can operate asynchronously in a variety
of customary operating modes; two of the ports can also be operated synchronously to
interface with serial I/O devices. The baud rates can be very high—1/32 the clock
speed for asynchronous operation, and 1/6 the clock speed externally or 1/4 the clock
speed internally in synchronous mode. In asynchronous mode, the Rabbit, like the
Z180, supports sending flagged bytes to mark the start of a message frame. The flagged
bytes have 9 data bits rather than 8 data bits; the extra bit is located after the first 8 bits,
where the stop bit is normally located, and marks the start of a message frame.
A slave port allows the Rabbit to be used as an intelligent peripheral device slaved to a
master processor. The 8-bit slave port has six 8-bit registers, 3 for each direction of
communication. Independent strobes and interrupts are used to control the slave port in
both directions. Only a Rabbit and a RAM chip are needed to construct a complete
slave system if the clock and reset are shared with the master processor
The built-in battery-backable time/date clock uses an external 32.768 kHz crystal. The
time/date clock can also be used to provide periodic interrupts every 488 s. Typical
battery current consumption is 25 A with the suggested battery circuit. An alternative
circuit provides means for substantially reducing this current.
Numerous timers and counters (six all together) can be used to generate interrupts,
baud rate clocks, and timing for pulse generation.
相關(guān)PDF資料
PDF描述
668-0011 IC MPU RABIT3000A 55.5MHZ128LQFP
6PAIC3106IRGZRQ1 IC AUDIO CODEC STEREO 48-QFN
70001851 DEVICE SERVER 1PORT SRL-ETHERNET
73M1822-IM/F MICRODAA VOICE DATA/FAX 42-QFN
73M1866B-IM/F MICRODAA SGL PCM HIGHWAY 42-QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
6680005578829 制造商: 功能描述: 制造商:undefined 功能描述:
6680008268807 制造商: 功能描述: 制造商:undefined 功能描述:
6680-00-882-0965 制造商: 功能描述: 制造商:undefined 功能描述:
6680008912796 制造商: 功能描述: 制造商:undefined 功能描述:
6680009296667 制造商: 功能描述: 制造商:undefined 功能描述: