- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298413 > 5962F0151601VYA 8K X 8 OTPROM, 55 ns, CDFP28 PDF資料下載
參數(shù)資料
| 型號： | 5962F0151601VYA |
| 元件分類： | PROM |
| 英文描述： | 8K X 8 OTPROM, 55 ns, CDFP28 |
| 封裝： | 0.490 X 0.740 INCH, 1.27 MM PITCH, FP-28 |
| 文件頁數(shù)： | 7/12頁 |
| 文件大?。?/td> | 88K |
| 代理商： | 5962F0151601VYA |
4
READ CYCLE
A combination of PE greater than VIH(min), and CE less than
VIL(max) defines a read cycle. Read access time is measured
from the latter of device enable, output enable, or valid address
to valid data output.
An address access read is initiated by a change in address inputs
while the chip is enabled with OE asserted and PE deasserted.
Valid data appears on data output, DQ(7:0), after the specified
tAVQV is satisfied. Outputs remain active throughout the entire
cycle. As long as device enable and output enable are active, the
address inputs may change at a rate equal to the minimum read
cycle time.
The chip enable-controlled access is initiated by CE going active
while OE remains asserted, PE remains deasserted, and the
addresses remain stable for the entire cycle. After the specified
tELQV is satisfied, the eight-bit word addressed by A(12:0)
appears at the data outputs DQ(7:0).
Output enable-controlled access is initiated by OE going active
while CE is asserted, PE is deasserted, and the addresses are
stable. Read access time is tGLQV unless tAVQV or tELQV have
not been satisfied.
AC CHARACTERISTICS READ CYCLE (Post-Radiation)*
(VDD = 3.0V to 3.6V; -55°C < TC < +125°C)
Notes:
* Post-radiation performance guaranteed at 25
°C per MIL-STD-883 Method 1019 at 1.0E6 rads(Si).
1. Functional test.
2. Three-state is defined as a 400mV change from steady-state output voltage.
SYMBOL
PARAMETER
28F64-55
MIN
MAX
UNIT
tAVAV
1
Read cycle time
55
ns
tAVQV
Read access time
55
ns
tAXQX
2
Output hold time
0
ns
tGLQX
2
OE-controlled output enable time
0
ns
tGLQV
OE-controlled access time
25
ns
tGHQZ
OE-controlled output three-state time
25
ns
tELQX
2
CE-controlled output enable time
0
ns
tELQV
CE-controlled access time
55
ns
tEHQZ
CE-controlled output three-state time
25
ns
相關PDF資料 |
PDF描述 |
|---|---|
| 5962F0323601QXX | 128K X 32 STANDARD SRAM, 15 ns, CQFP68 |
| 5962F9565802VCC | ACT SERIES, TRIPLE 3-INPUT NAND GATE, CDIP14 |
| ACTS10HMSR | ACT SERIES, TRIPLE 3-INPUT NAND GATE, UUC16 |
| 5962F9654202QXC | AC SERIES, QUAD 2-INPUT NAND GATE, CDFP14 |
| 5962F9654203QXC | AC SERIES, QUAD 2-INPUT NAND GATE, CDFP14 |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962F0253201VXC | 制造商:STMicroelectronics 功能描述:LDO Regulator Neg -1.2V to -9.5V 2A 16-Pin CFLAT |
| 5962F0253402VYA | 制造商:STMicroelectronics 功能描述:LDO Regulator Pos 2.5V 3A 3-Pin SMD |
| 5962F0253501VSA | 制造商:STMicroelectronics 功能描述:FLIGHT MODE FIXED VOLTAGE VREG - Bulk |
| 5962F0254501VZA | 功能描述:運算放大器 - 運放 RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| 5962F0254601VPA | 功能描述:運算放大器 - 運放 RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。