- 您現在的位置：買賣IC網 > PDF目錄67335 > 5962-9203501MCA (NATIONAL SEMICONDUCTOR CORP) 2-CHANNEL, SGL ENDED MULTIPLEXER, CDIP14 PDF資料下載
參數資料
| 型號： | 5962-9203501MCA |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 多路復用及模擬開關 |
| 英文描述： | 2-CHANNEL, SGL ENDED MULTIPLEXER, CDIP14 |
| 封裝： | CERDIP-14 |
| 文件頁數： | 11/12頁 |
| 文件大?。?/td> | 277K |
| 代理商： | 5962-9203501MCA |
mode.
The CLC532 output signal can be slew limited by using
its compensation capacitors.
This approach also
has the
advantage of limiting
the excess noise passed through the
CLC532 and on to the ADC. Figure 7 shows the recommended
C
COMP values as a function of ADC Sample rate. Since the optimal
values will change from one ADC to the next, this graph should
be used as a starting point for C
COMP
selection. Both C
COMP
capacitors should be the same value to maintain output symmetry.
Flash ADCs are similar to subranging ADCs in that the sampling
period is very brief. The primary difference is that the acquisition
time of a flash converter is much shorter than that of a subranging
ADC. With a flash ADC, the transition of the CLC532 output
should be after the sampling instant ("Aperture Delay" after the
CONVERT command). It is only during this period that a flash
converter is susceptible to interference from a rapidly changing
analog input signal.
Gain Selection for an ADC
In many applications, such as RADAR, the dynamic range
requirements may exceed the accuracy requirements. Since
wide dynamic range ADCs are also typically highly accurate
ADCs, this often leads the designer into selecting an ADC which
is a technical overkill and a budget buster. By using the CLC532
as a selectable-gain stage, a less expensive ADC can be used.
As an example, if an application calls for 80dB of dynamic Range
and 0.05% accuracy, rather than using a 14-bit converter, a 12-
bit converter combined with the circuit in figure 8 will meet the
same objective. The CLC532 is used to select between the
analog input signal and a version of the input signal attenuated
by 12dB.
This circuit affords 14-bit dynamic range, 12-bit
accuracy and 12-bit ease of implementation.
CLC532
F
Gain
SELECT
0.1 F
F
R
48.7
5
IN
B
8
10
6
9
IN
A
4
3
2
1
7
13
14
12
DGND
-5.2V
0.1
F
+5V
D
REF
11
+6.8
10pF
50
50
OUT
50
To
Load
50
To
Source
200
66.6
0
To
Source
Input
R7
R6
R
INB
Figure 8: Selectable Gain Stage Improves
ADC Dynamic Range
Full Wave Rectifier Circuit
The use of a diode rectifier provides significant distortion for
signals that are small compared to the forward bias voltage.
Accordingly, when low distortion performance is needed, standard
diode based circuits do not work well. The CLC532 can be
configured to provide a very low distortion full wave rectifier. The
circuit in figure 9 is used to select between an analog input signal
and an inverted version of the input signal. The resulting output
exhibits very little distortion for small scale signals up to several
hundred kilohertz.
10114
50
50
50
50
-2V
R
L
IN
B
IN
A
V
OUT
CLC532
V
BB
0.1
F
+1
-1
+20
RECTIFIER
INPUT
Zero Crossing
Treshold
Detector
Figure 9: Low Distortion Full Wave Rectifier
Use of the CLC532 as a Mixer.
A double balanced mixer, such as is shown in figure 10, operates
by multiplying the RF input by the LO input. This is done by using
the LO to select one of two paths through a diode bridge
depending upon the LO sign. The result is an output where IF=RF
when LO>0 and IF=-RF if LO<0.
This same result can be
obtained with the circuit shown in figure 11. The CLC532 based
circuit uses a digital LO making system design easier in those
cases where the LO is digitally derived. One advantage of the
CLC532 based approach is excellent isolation between all three
ports. Also see the
RF design awards article by Thomas Hack
in the January 1993 issue of
RF Design.
RF
INPUT
LO
INPUT
IF
OUTPUT
Figure 10: Typical Double-Balanced Mixer
R
L
IN
B
IN
A
IF OUTPUT
200
MINI-CIRCUITS
T4-1T
CLC532
RF INPUT
DIGITAL
LO INPUT
Figure 11: High-Isolation Mixer Implementation
Evaluation Board
An evaluation board (part number CLC730028) for the CLC532
is available.
This board can be used for fast, trouble-free,
evaluation and characterization of the CLC532. Additionally,
this board serves as a template for layout and fabrication
information. The CLC532 evaluation board data sheet is available.
http://www.national.com
8
相關PDF資料 |
PDF描述 |
|---|---|
| 5962-920401M2A | 8-CHANNEL, SGL ENDED MULTIPLEXER, CQCC20 |
| 5962-920402M2A | 4-CHANNEL, DIFFERENTIAL MULTIPLEXER, CQCC20 |
| 5962-920401MEA | 8-CHANNEL, SGL ENDED MULTIPLEXER, CDIP16 |
| 5962-920402MEA | 4-CHANNEL, DIFFERENTIAL MULTIPLEXER, CDIP16 |
| 5962-920402M2A | 4-CHANNEL, DIFFERENTIAL MULTIPLEXER, CQCC20 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 5962-9204001HXA | 制造商:International Rectifier 功能描述:DC/DC CONVERTER, CLASS H - Rail/Tube |
| 5962-9204001HZA | 制造商:International Rectifier 功能描述:DC/DC CONVERTER, FLANGED, CLASS H - Rail/Tube |
| 5962-9204002HXA | 制造商:International Rectifier 功能描述:DC/DC CONVERTER, CLASS H, SLAVE - Rail/Tube |
| 5962-9204002HZA | 制造商:International Rectifier 功能描述:DC/DC CONVERTER, FLANGED, CLASS H, SLAVE - Rail/Tube |
| 5962-9204003HXA | 制造商:International Rectifier 功能描述:DC/DC CONVERTER, CLASS H, MASTER - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。