- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67328 > 5962-8967201LA (ANALOG DEVICES INC) PARALLEL, WORD INPUT LOADING, 12-BIT DAC, CDIP24 PDF資料下載
參數(shù)資料
| 型號(hào)： | 5962-8967201LA |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | PARALLEL, WORD INPUT LOADING, 12-BIT DAC, CDIP24 |
| 封裝： | 0.300 INCH, GLASS SEALED, CERDIP-24 |
| 文件頁(yè)數(shù)： | 16/16頁(yè) |
| 文件大?。?/td> | 500K |
| 代理商： | 5962-8967201LA |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)
DAC8222
–9–
REV. C
Table I. Mode Selection
Digital Inputs
Register Status
DAC A
DAC B
DAC
A/B
WR
LDAC
Input Register
DAC Register
Input Register
DAC Register
L
WRITE
LATCHED
WRITE
H
L
LATCHED
WRITE
L
H
WRITE
LATCHED
H
L
H
LATCHED
WRITE
LATCHED
X
H
L
LATCHED
WRITE
LATCHED
WRITE
X
H
LATCHED
L = Low, H = High, X = Don’t Care
WRITE TIMING CYCLES
Two timing diagrams are shown and are at the user’s discretion
which to use.
The TWO-CYCLE UPDATE, as the name implies, allows both
DAC registers to be loaded and the outputs updated in two
cycles. Data is first loaded into one DAC’s input register on the
first write cycle, and then new data loaded into the other DAC’s
input register while simultaneously updating both DAC outputs
on the second cycle.
The THREE-CYCLE UPDATE allows
DAC A and DAC B
registers to be loaded and analog output to be updated at a later
time. The first two cycles load both DACs as above, and the
third cycle updates the outputs.
The
LDAC and DAC A/DAC B control pins can be tied to-
gether and controlled with a single strobe. When using the DAC
in this configuration, DAC B must be loaded first.
INTERFACE CONTROL LOGIC
DAC A/DAC B (Pin 18)–DAC Selection. Active low for
DAC A and active high for DAC B.
WR (Pin 20)–WRITE. Active Low. Used to write data into
either DAC A or DAC B input registers, or active high latches
data into the input registers.
LDAC (Pin 19)–LOAD DAC. Active Low. Used to simulta-
neously transfer data from
DAC A and DAC B input registers
to both DAC outputs. The DAC becomes transparent (activity
on the digital inputs appear at the analog output) when both
WR and LDAC are low. Data is latched into the output regis-
ters on the rising edge of
LDAC.
Three-Cycle Update
Figure 23. Write Cycle Timing Diagram
Two-Cycle Update
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962-8967201LX | PARALLEL, WORD INPUT LOADING, 12-BIT DAC, CDIP24 |
| 5962-8967401QX | 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CDIP40 |
| 5962-8967402QX | 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CDIP40 |
| 5962-8967402XX | 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CQCC44 |
| 5962-8967601QX | 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CDIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962-8967701CA | 制造商:Linear Technology 功能描述:AMPLIFIER-OP AMP 制造商:Texas Instruments 功能描述:OP Amp Quad GP ±22V/44V 14-Pin CDIP Tube 制造商:Texas Instruments 功能描述:OP AMP QUAD GP 22V/44V 14CDIP - Rail/Tube 制造商:Texas Instruments 功能描述:LT1014AMJB QUAD PREC OP AMP |
| 5962-8967702CA | 制造商:Texas Instruments 功能描述:OP Amp Quad GP ±22V/44V 14-Pin CDIP Tube 制造商:Texas Instruments 功能描述:OP AMP QUAD GP 22V/44V 14CDIP - Rail/Tube |
| 5962-8967801XA | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| 5962-8967802XA | 制造商:Rochester Electronics LLC 功能描述:8-BIT QUAD MULT DAC IC - Bulk 制造商:Analog Devices 功能描述: |
| 5962-8967901XC | 制造商:SEI 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。