- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄67320 > 5962-0051901NXD (TEXAS INSTRUMENTS INC) 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 PDF資料下載
參數(shù)資料
| 型號(hào)： | 5962-0051901NXD |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| 封裝： | PLASTIC, TSSOP-32 |
| 文件頁(yè)數(shù)： | 9/42頁(yè) |
| 文件大小： | 840K |
| 代理商： | 5962-0051901NXD |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)
THS12082
12-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTERS
SLAS271B – MAY 2000 – REVISED DECEMBER 2002
17
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
analog input channel selection
The analog input channels of the THS12082 can be selected via bits 3 to 7 of control register 0. One single
channel (single-ended or differential) is selected via bit 3 and bit 4 of control register 0. Bit 5 controls the
selection between single-ended and differential configuration. Bit 6 and bit 7 select the autoscan mode, if more
than one input channel is selected. Table 10 shows the possible selections.
Table 10. Analog Input Channel Configurations
BIT 7
AS
BIT 6
DF1
BIT 5
DF0
BIT 4
CHS1
BIT 3
CHS0
DESCRIPTION OF THE SELECTED INPUTS
0
Analog input AINP (single ended)
0
1
Analog input AINM (single ended)
0
1
0
Reserved
0
1
Reserved
0
1
0
Differential channel (AINP–AINM)
0
1
0
1
Reserved
1
0
1
Autoscan two single ended channels: AINP, AINM, AINP,
…
1
0
1
0
Reserved
1
0
1
Reserved
1
0
1
Reserved
1
0
1
0
1
Reserved
1
0
1
0
Reserved
0
1
0
Reserved
0
1
Reserved
1
0
Reserved
1
0
1
0
Reserved
1
0
1
Reserved
1
0
Reserved
1
0
1
0
Reserved
1
0
1
Reserved
1
0
Reserved
1
0
1
Reserved
1
0
Reserved
1
Reserved
test mode
The test mode of the ADC is selected via bit 8 and bit 9 of control register 0. The different selections are shown
in Table 11.
Table 11. Test Mode
BIT 9
TEST1
BIT 8
TEST0
OUTPUT RESULT
0
Normal mode
0
1
VREFP
1
0
((VREFM)+(VREFP))/2
1
VREFM
Three different options can be selected. This feature allows support testing of hardware connections between
the ADC and the processor.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| THS12082IDA | 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| THS12082IDAR | 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| THS12082CDARG4 | 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| THS12082IDAG4 | 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| THS12082CDAR | 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962-0052201HXA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DC to DC Converter |
| 5962-0052201HXC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DC to DC Converter |
| 5962-0052201HYA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DC to DC Converter |
| 5962-0052201HYC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DC to DC Converter |
| 5962-0052201HZA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DC to DC Converter |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。