參數(shù)資料
型號(hào)： 5962-0051901NXD
廠商： TEXAS INSTRUMENTS INC
元件分類(lèi)： ADC
英文描述： 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32
封裝： PLASTIC, TSSOP-32
文件頁(yè)數(shù)： 42/42頁(yè)
文件大?。?/td> 840K
代理商： 5962-0051901NXD
THS12082
12-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTERS
SLAS271B – MAY 2000 – REVISED DECEMBER 2002
9
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
sampling rate (continued)
Table 2. Maximum Conversion Rate in Single Conversion Mode
CHANNEL CONFIGURATION
NUMBER OF
CHANNELS
MAXIMUM CONVERSION
RATE PER CHANNEL
1 single-ended channel
1
4 MSPS
2 single-ended channels
2
2.67 MSPS
1 differential channel
1
4 MSPS
Maximum conversion rate with respect to the typical internal oscillator speed [i.e., 8 MHz
× (tc/t2)].
In single conversion mode, a single conversion of the selected analog input channels is performed. The single
conversion mode is selected by setting bit 1 of control register 0 to 1.
A single conversion is initiated by pulsing the CONVST input. On the falling edge of CONVST, the sample and
hold stages of the selected analog inputs are placed into hold simultaneously, and the conversion sequence
for the selected channels is started.
The conversion clock in single conversion mode is generated internally using a clock oscillator circuit. The signal
DATA_AV (data available) becomes active when the trigger level is reached and indicates that the converted
sample(s) is (are) written into the FIFO and can be read out. The trigger level in the single conversion mode
can be selected according to Table 13.
Figure 1 shows the timing of the single conversion mode. In this mode, up to two analog input channels can be
selected to be sampled simultaneously (see Table 2).
CONVST
AIN
Sample N
t1
td(A)
t2
tDATA_AV
DATA_AV,
Trigger Level = 1
Figure 1. Timing of Single Conversion Mode
The time (t2) between consecutive starts of single conversions is dependent on the number of selected analog
input channels. The time tDATA_AV, until DATA_AV becomes active is given by: tDATA_AV = tpipe + n × tc. This
equation is valid for a trigger level which is equivalent to the number of selected analog input channels. For all
other trigger level conditions refer to the timing specifications of single conversion mode.
相關(guān)PDF資料
PDF描述
THS12082IDA 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32
THS12082IDAR 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32
THS12082CDARG4 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32
THS12082IDAG4 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32
THS12082CDAR 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962-0052201HXA 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DC to DC Converter
5962-0052201HXC 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DC to DC Converter
5962-0052201HYA 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DC to DC Converter
5962-0052201HYC 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DC to DC Converter
5962-0052201HZA 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DC to DC Converter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*