參數(shù)資料
型號(hào)： 5962-0050401QXC
廠商： E2V TECHNOLOGIES PLC
元件分類： ADC
英文描述： 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, QFP68
封裝： QFP-68
文件頁(yè)數(shù)： 26/57頁(yè)
文件大?。?/td> 1276K
代理商： 5962-0050401QXC
32
TS8388B
2144C–BDC–04/03
Single-ended ECL
Clock Input
In single-ended configuration enter on CLK (resp. CLKB) pin, with the inverted phase Clock
input pin CLKB (respectively CLK) connected to -1.3V through the 50
termination resistor.
The inphase input amplitude is 1V peak to peak, centered on -1.3V common mode.
Figure 33. Single-ended Clocl Input (ECL):
VCLK Common Mode = -1.3V; VCLKB = -1.3V
Noise Immunity
Information
Circuit noise immunity performance begins at design level.
Efforts have been made on the design in order to make the device as insensitive as possible
to chip environment perturbations resulting from the circuit itself or induced by external cir-
cuitry (Cascode stages isolation, internal damping resistors, clamps, internal (on-chip)
decoupling capacitors).
Furthermore, the fully differential operation from analog input up to the digital outputs provides
enhanced noise immunity by common mode noise rejection.
Common mode noise voltage induced on the differential analog and clock inputs will be can-
celed out by these balanced differential amplifiers.
Moreover, proper active signals shielding has been provided on the chip to reduce the amount
of coupled noise on the active inputs.
The analog inputs and clock inputs of the TS8388B device have been surrounded by ground
pins, which must be directly connected to the external ground plane.
Digital Outputs
The TS8388B differential output buffers are internally 75
loaded. The 75 resistors are con-
nected to the digital ground pins through a -0.8V level shift diode (see Figure 34, Figure 35,
The TS8388B output buffers are designed for driving 75
(default) or 50 properly terminated
impedance lines or coaxial cables. An 11 mA bias current flowing alternately into one of the
75
resistors when switching ensures a 0.825V voltage drop across the resistor (untermi-
nated outputs).
The V
PLUSD positive supply voltage allows the adjustment of the output common mode level
from -1.2V (V
PLUSD = 0V for ECL output compatibility) to +1.2V (VPLUSD = 2.4V for LVDS output
compatibility).
Therefore, the single-ended output voltages vary approximately between -0.8V and -1.625V,
(outputs unterminated), around -1.2V common mode voltage.
-1.8V
-0.8V
t
[V]
VCLK
VCLKB = -1.3V
相關(guān)PDF資料
PDF描述
5962-0050401QXC 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
5962-0051101NXD 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
THS1401CPFB 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
THS1403CPFB 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
THS1408CPFB 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962-0050601Q2A 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
5962-0050601QEA 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
5962-0050601QFA 制造商:Texas Instruments 功能描述:
5962005066345 制造商:Texas Instruments 功能描述:
5962005066346 制造商:Texas Instruments 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*