- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄116419 > 550MB311M040DG (SILICON LABORATORIES) VCXO, CLOCK, 311.04 MHz, LVPECL OUTPUT PDF資料下載
參數(shù)資料
| 型號： | 550MB311M040DG |
| 廠商： | SILICON LABORATORIES |
| 元件分類： | VCXO, clock |
| 英文描述： | VCXO, CLOCK, 311.04 MHz, LVPECL OUTPUT |
| 封裝： | ROHS COMPLIANT PACKAGE-6 |
| 文件頁數(shù)： | 3/14頁 |
| 文件大?。?/td> | 230K |
| 代理商： | 550MB311M040DG |
Si550
Rev. 0.6
11
6. 6-Pin PCB Land Pattern
Figure 4 illustrates the 6-pin PCB land pattern for the Si550. Table 13 lists the values for the dimensions shown in
the illustration.
Figure 4. Si550 PCB Land Pattern
Table 13. PCB Land Pattern Dimensions (mm)
Dimension
Min
Max
D2
5.08 REF
e
2.54 BSC
E2
4.15 REF
GD
0.84
—
GE
2.00
—
VD
8.20 REF
VE
7.30 REF
X1.70 TYP
Y2.15 REF
ZD
—
6.78
ZE
—
6.30
Notes:
1. Dimensioning and tolerancing per the ANSI Y14.5M-1994 specification.
2. Land pattern design based on IPC-7351 guidelines.
3. All dimensions shown are at maximum material condition (MMC).
4. Controlling dimension is in millimeters (mm).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 550MD250M000DGR | VCXO, CLOCK, 250 MHz, LVPECL OUTPUT |
| 550ME693M483DGR | VCXO, CLOCK, 693.483 MHz, LVPECL OUTPUT |
| 550CM122M880DGR | VCXO, CLOCK, 122.88 MHz, CMOS OUTPUT |
| 550GD040M000DGR | VCXO, CLOCK, 40 MHz, CMOS OUTPUT |
| 550GD040M000DG | VCXO, CLOCK, 40 MHz, CMOS OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 550MB311M040DGR | 制造商:Silicon Laboratories Inc 功能描述: |
| 550MC000106DG | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 132.8125MHZ VCXO LVPECL 6SMD - Trays |
| 550MC000106DGR | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 132.8125MHZ VCXO LVPECL 6SMD - Tape and Reel |
| 550MC000109DG | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 142.29911MHZ VCXO LVPECL 6SMD - Trays |
| 550MC000109DGR | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 142.29911MHZ VCXO LVPECL 6SMD - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。