參數(shù)資料
型號(hào): 3D7701-5
廠商: Data Delay Devices, Inc.
英文描述: MONOLITHIC GATED DELAY LINE OSCILLATOR
中文描述: 整體式門控延時(shí)線振蕩器
文件頁數(shù): 3/4頁
文件大?。?/td> 137K
代理商: 3D7701-5
3D7701
APPLICATION NOTES (CONT’D)
POWER SUPPLY AND
TEMPERATURE CONSIDERATIONS
The delay of CMOS integrated circuits is strongly
dependent on power supply and temperature.
The monolithic 3D7701 oscillator utilizes novel
and innovative compensation circuitry to
minimize the frequency variations induced by
fluctuations in power supply and/or temperature.
The thermal coefficient is reduced to 250 PPM/C,
which is equivalent to a variation, over the -40C
to 85C operating range, of
±
1.5% from the room-
temperature frequency setting. The power supply
coefficient is reduced, over the 4.75V to 5.25V
operating range, to
±
0.5% of the frequency
setting at the nominal 5.0VDC power supply.
These specifications hold for the lower
frequencies only. For higher dash numbers, the
variations will be slightly greater, as noted in
Table 1.
It is essential that the power supply
pin be
adequately bypassed and filtered. In
addition, the power bus should be of as low
an impedance construction as possible.
Power planes are preferred.
DEVICE SPECIFICATIONS
TABLE 2: ABSOLUTE MAXIMUM RATINGS
PARAMETER
SYMBOL
DC Supply Voltage
V
DD
Input Pin Voltage
V
IN
Input Pin Current
I
IN
Storage Temperature
T
STRG
Lead Temperature
T
LEAD
MIN
-0.3
-0.3
-1.0
-55
MAX
7.0
V
DD
+0.3
1.0
150
300
UNITS
V
V
mA
C
C
NOTES
25C
10 sec
TABLE 3: DC ELECTRICAL CHARACTERISTICS
(-40C to 85C, 4.75V to 5.25V)
PARAMETER
SYMBOL
Static Supply Current*
I
DD
High Level Input Voltage
V
IH
Low Level Input Voltage
V
IL
High Level Input Current
I
IH
Low Level Input Current
I
IL
High Level Output
Current
Low Level Output Current
I
OL
MIN
2.0
TYP
3.5
-35.0
MAX
5.5
0.8
1.0
1.0
-4.0
UNITS
mA
V
V
μ
A
μ
A
mA
NOTES
V
IH
= V
DD
V
IL
= 0V
V
DD
= 4.75V
V
OH
= 2.4V
V
DD
= 4.75V
V
OL
= 0.4V
C
LD
= 5 pf
I
OH
4.0
15.0
mA
Output Rise & Fall Time
T
R
& T
F
2.0
2.5
ns
*I
(Dynamic) = 2 * C
* V
* F
where: C
LD
= Average capacitance load/output (pf)
F = Device frequency (GHz)
Input Capacitance = 10 pf typical
Output Load Capacitance (C
LD
) = 25 pf max
Doc #06023
12/5/2006
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
3
相關(guān)PDF資料
PDF描述
3DA4793 TO-220F Plastic-Encapsulate Transistors
3DD13001 TO 92 PLASTIC ENCAPSULATE TRANSISTORS
3DD13002 TRANSISTOR(NPN)
3DD13005A NPN SILICON TRANSISTOR
3DF0Q10 Low Dissipation Factor Disc Capacitors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
3D7701-50 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:MONOLITHIC GATED DELAY LINE OSCILLATOR
3D7701-7.5 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:MONOLITHIC GATED DELAY LINE OSCILLATOR
3D7701-75 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:MONOLITHIC GATED DELAY LINE OSCILLATOR
3D7701K-0.3 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:MONOLITHIC GATED DELAY LINE OSCILLATOR
3D7701K-0.4 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:MONOLITHIC GATED DELAY LINE OSCILLATOR