- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1978 > 3341-56 (Peregrine Semiconductor)IC PLL INTEGER-N 3GHZ 20QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | 3341-56 |
| 廠商： | Peregrine Semiconductor |
| 文件頁數(shù)： | 3/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL INTEGER-N 3GHZ 20QFN |
| 標(biāo)準(zhǔn)包裝： | 6,000 |
| 系列： | UltraCMOS™ |
| 類型： | 時(shí)鐘緩沖器/驅(qū)動(dòng)器，多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | SONET/SDH，RF 儀表系統(tǒng)，無線基站 |
| 輸入： | 時(shí)鐘 |
| 輸出： | 時(shí)鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 3GHz |
| 電源電壓： | 2.85 V ~ 3.15 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 20-QFN（4x4） |
| 包裝： | 帶卷 (TR) |
Product Specification
PE3341
Page 11 of 17
Document No. 70-0053-05
│ www.psemi.com
2005-8 Peregrine Semiconductor Corp. All rights reserved.
Gross EEPROM Programming Timing Grid
Figure 7 shows a gross PE3341 EEPROM
programming timing grid although each individual
step has been described thoroughly in previous
sections. It starts with EE Register load, and then
together with other parameters a Vpp_ERASE
negative pulse is applied to Vpp pin to erase the
EEPROM contents and followed by a Vpp_WRITE
pulse for EEPROM write cycle. The separation
between the Vpp_ERASE and Vpp_WRITE pulse
has to be at least 100 ms if mechanical relays are
used to avoid both being on at the same time.
After EE programming, the contents of the
EEPROM cells can be verified by setting
Enhancement Register Bit 1. A procedure shown
in Figure 8 is applied twice. The first time is to
load the EE Register from EEPROM and the
second time is to shift out the EE Register
contents through Dout pin.
Figure 7. Gross PE3341 EEPROM Programming Timing Grid
Data
S_WR
Vpp_ERASE
Vpp_WRITE
0V
3V
0V
3V
0V
12.5V
0V
-8.5V
25 ms
EE Register
load
EE PROM
Erase
EE PROM
Write
0V
40 ms
E_WR
0V
3V
EELoad
3V
EESel
0V
3V
Clock
0V
3V
Dout
0V
3V
>=100 ms
Rough time scale
The final set
of Dout is
EEPROM
content
Note: ENH/ (Pin 20) is at low (0) for this process.
EE Register
shifted out
through Dout
EE
P
ro
gr
a
m
in
g
EE
v
e
rif
y
CHA NNEL
CODE
ENH code sets
Dout mux to EE
EE Register
load from
EEPROM
Obsolete
Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 3342-56 | IC PLL INTEGER-N 3GHZ 20QFN |
| 534AB000359DG | IC CLK XO QUAD FREQUENCY 8SMD |
| 5P49EE502NDGI | IC CLOCK GENERATOR 20QFN |
| 5P49EE802NDGI | IC CLOCK GENERATOR 28QFN |
| 73M1903-IVTR/F | IC MODEM AFE V.22BIS 20-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 334-15AUTC/H2/X10/F45309EVB | 制造商:Everlight Electronics Co 功能描述: |
| 334-15-T1C1-1VXA | 制造商:EVERLIGHT 制造商全稱:Everlight Electronics Co., Ltd 功能描述:Popular T-1 3/4 round package |
| 334-15-T1C1-1VXA_11 | 制造商:EVERLIGHT 制造商全稱:Everlight Electronics Co., Ltd 功能描述:Popular T-1 3/4 round package. |
| 334-15-T1C1-4VXC | 制造商:EVERLIGHT 制造商全稱:Everlight Electronics Co., Ltd 功能描述:Popular T-1 3/4 round package |
| 334-15-T1C1-4VXC_11 | 制造商:EVERLIGHT 制造商全稱:Everlight Electronics Co., Ltd 功能描述:Popular T-1 3/4 round package. |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。