Product Specification
PE3341
Page 12 of 17
2005-8 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0053-05
│ UltraCMOS RFIC Solutions
Figure 8. Details of EE register contents loaded from EEPROM and then shifted out Serially through
Dout pin - The procedure is performed twice.
In Figure 8, the first step is to program
Enhancement Register to set Bit 1 high (“1”) to
access EE Register Output Bit Function.
Subsequent action, which includes pulses, allows
the existing EE Register contents to be shifted out
the Dout pin and the EEPROM contents are
loaded to the EE Register. Since the initial data
existing in the EE Register could be anything, the
data must be flushed out before clocking the
contents of the EEPROM register out. After the
same procedures are duplicated, the Dout output
is the EEPROM content. Note that only 19 Clock
pulses are enough for the 20-bit EE Register
because the first bit data is already present at
Dout pin. Also ENH/ (Pin 20) is set to low (“0”) to
access the Enhancement mode.
Data
S_WR
0V
3V
0V
Enhancement
Register
Programming
0V
E_WR
0V
3V
EELoad
3V
EESel
0V
3V
Clock
0V
3V
Dout
(example)
3V
EE Register
load from
EEPROM
EE Register
shifted out
through Dout
Rough time scale
0 1 0 1 0 0 1 1 1 1 1 0 0 0 1 1 1 0 0 1
20 us
Note: ENH/ (Pin 20) is at low (0) for this process.
Obsolete
Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com