- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9602 > 3341-54 (Peregrine Semiconductor)IC PLL INTEGER-N 2.7GHZ 20QFN PDF資料下載
參數(shù)資料
| 型號： | 3341-54 |
| 廠商： | Peregrine Semiconductor |
| 文件頁數(shù)： | 13/16頁 |
| 文件大小： | 0K |
| 描述： | IC PLL INTEGER-N 2.7GHZ 20QFN |
| 標準包裝： | 6,000 |
| 系列： | UltraCMOS™ |
| 類型： | 時鐘緩沖器/驅(qū)動器，多路復用器 |
| PLL： | 是 |
| 主要目的： | SONET/SDH，RF 儀表系統(tǒng)，無線基站 |
| 輸入： | 時鐘 |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 2.7GHz |
| 電源電壓： | 2.85 V ~ 3.15 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-VFQFN 裸露焊盤 |
| 供應商設備封裝： | 20-QFN（4x4） |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | PE3341 |
Product Specification
PE3341
Page 6 of 17
2005-8 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0053-05
│ UltraCMOS RFIC Solutions
Functional Description
The PE3341 consists of a dual modulus prescaler,
three programmable counters, a phase detector
with charge pump and control logic with EEPROM
memory (see Figure 1).
The dual modulus prescaler divides the VCO
frequency by either 10 or 11, depending on the
state of the internal modulus select logic. The R
and M counters divide the reference and prescaler
outputs by integer values stored in one of three
selectable registers. The modulus select logic
uses the 4-bit A counter.
The phase-frequency detector generates up and
down frequency control signals that direct the
charge pump operation, and are also used to
enable a lock detect circuit.
Frequency control data is loaded into the device
via the Serial Data Port, and can be placed in
three separate frequency registers. One of these
registers (EE register) is used to load from and
write to the non-volatile 20-bit EEPROM.
Various operational and test modes are available
through the enhancement register, which is only
accessible through the Serial Data Port (it cannot
be loaded from the EEPROM).
Main Counter Chain
The main counter chain divides the RF input
frequency, Fin, by an integer derived from the
user-defined values in the M and A counters. It
operates in two modes:
High Frequency Mode
Setting PB (prescaler bypass) LOW enables the
÷10/11 prescaler, providing operation to 2.7 GHz.
In this mode, the output from the main counter
chain, fp, is related to the VCO frequency, Fin, by
the following equation:
fp = Fin / [10 x (M + 1) + A]
(1)
where 0
≤ A ≤ 15 and A ≤ M + 1; 1 ≤ M ≤ 511
When the loop is locked, Fin is related to the
reference frequency, fr, by the following equation:
Fin = [10 x (M + 1) + A] x (fr / (R+1))
(2)
where 0
≤ A ≤ 15 and A ≤ M + 1; 1 ≤ M ≤ 511
A consequence of the upper limit on A is that Fin
must be greater than or equal to 90 x (fr / (R+1)) to
obtain contiguous channels. Programming the M
counter with the minimum value of 1 will result in a
minimum M counter divide ratio of 2.
Programming the M and A counters with their
maximum values provides a divide ratio of 5135.
Prescaler Bypass Mode
Setting the PB bit of a frequency register HIGH
allows Fin to bypass the ÷10/11 prescaler. In this
mode, the prescaler and A counter are powered
down, and the input VCO frequency is divided by
the M counter directly. The following equation
relates Fin to the reference frequency fr:
Fin = (M + 1) x (fr / (R+1))
(3)
where 1
≤ M ≤ 511
Reference Counter
The reference counter chain divides the reference
frequency, fr, down to the phase detector
comparison frequency, fc.
The output frequency of the 6-bit R Counter is
related to the reference frequency by the following
equation:
fc = fr / (R + 1)
(4)
where 0
≤ R ≤ 63
Note that programming R with 0 will pass the
reference frequency, fr, directly to the phase
detector.
Phase Detector and Charge Pump
The phase detector is triggered by rising edges
from the main counter (fp) and the reference
counter (fc). It has two outputs, PD_U, and PD_D.
If the divided VCO leads the divided reference in
phase or frequency (fp leads fc), PD_D pulses
LOW. If the divided reference leads the divided
VCO in phase or frequency (fc leads fp), PD_U
pulses LOW. The width of either pulse is directly
proportional to the phase offset between the fp and
fc signals.
The signals from the phase detector are also
routed to an internal charge pump. PD_U controls
a current source at pin CP, and PD_D controls a
current sink at pin CP. When using a positive Kv
VCO, PD_U pulses (current source) will increase
the VCO frequency, and PD_D pulses (current
sink) will decrease VCO frequency.
Obsolete
Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICL3232ECV-20 | IC 2DRVR/2RCVR RS232 3V 20-TSSOP |
| ICL3232ECV-16T | IC 2DRVR/2RCVR RS232 3V 16-TSSOP |
| MS3450L18-10P | CONN RCPT 4POS WALL MNT W/PINS |
| ICL3244CA | IC 3DRVR/5RCVR RS232 3V 28-SSOP |
| M83723/74W22329 | CONN RCPT 32POS JAM NUT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 33415-4 | 制造商:AMETEK LAMB 功能描述:Brush, mech-box, w/side tab |
| 33415-5 | 制造商:AMETEK LAMB 功能描述:Brush, mech-box, w/side tab, Morg IM-824 |
| 3341-56 | 功能描述:IC PLL INTEGER-N 3GHZ 20QFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:UltraCMOS™ 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應商設備封裝:64-TSSOP 包裝:管件 |
| 334-15AUTC/H2/X10/F45309EVB | 制造商:Everlight Electronics Co 功能描述: |
| 334-15-T1C1-1VXA | 制造商:EVERLIGHT 制造商全稱:Everlight Electronics Co., Ltd 功能描述:Popular T-1 3/4 round package |
發(fā)布緊急采購，3分鐘左右您將得到回復。