- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄2058 > 3336-52 (Peregrine Semiconductor)IC PLL INTEGER-N 3GHZ 48-QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | 3336-52 |
| 廠商： | Peregrine Semiconductor |
| 文件頁(yè)數(shù)： | 3/13頁(yè) |
| 文件大小： | 0K |
| 描述： | IC PLL INTEGER-N 3GHZ 48-QFN |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | UltraCMOS™ |
| 類(lèi)型： | 預(yù)分頻器，整數(shù) N |
| PLL： | 是 |
| 輸入： | 時(shí)鐘 |
| 輸出： | 時(shí)鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 3GHz |
| 除法器/乘法器： | 是/無(wú) |
| 電源電壓： | 2.85 V ~ 3.15 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤(pán) |
| 供應(yīng)商設(shè)備封裝： | 48-QFN（7x7） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱(chēng)： | 1046-1014-6 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
Product Specification
PE3336
Document No. 70-0033-05
│ www.psemi.com
Page 11 of 13
2005-2011 Peregrine Semiconductor Corp. All rights reserved.
PD_
U and PD_D drive an active loop filter which
controls the VCO tune voltage. PD_
U pulses
result in an increase in VCO frequency; PD_
D
pulses result in a decrease in VCO frequency (for
a positive Kv VCO).
A lock detect output, LD is also provided, via the
pin Cext. Cext is the logical “NAND” of PD_
U and
PD_
D waveforms, which is driven through a series
2 k
resistor. Connecting Cext to an external
shunt capacitor provides low pass filtering of this
signal. Cext also drives the input of an internal
inverting comparator with an open drain output.
Thus LD is an “AND” function of PD_
U and PD_D.
Enhancement Register
The functions of the enhancement register bits are shown below with all bits active “high”.
Table 9. Enhancement Register Bit Functionality
Bit Function
Description
Bit 0
Reserved**
Bit 1
Reserved**
Bit 2
Reserved**
Bit 3
Power down
Power down of all functions except programming interface.
Bit 4
Counter load
Immediate and continuous load of counter programming as directed by the
Bmode and Smode inputs.
Bit 5
MSEL output
Drives the internal dual modulus prescaler modulus select (MSEL) onto the Dout output.
Bit 6
Prescaler output
Drives the raw internal prescaler output onto the Dout output.
Bit 7
fp, fc OE
fp, fc outputs disabled.
** Program to 0
Phase Detector
The phase detector is triggered by rising edges
from the main Counter (fp) and the reference
counter (fc). It has two outputs, PD_U, and PD_D.
If the divided VCO leads the divided reference in
phase or frequency (fp leads fc), PD_D pulses
“l(fā)ow”. If the divided reference leads the divided
VCO in phase or frequency (fc leads fp), PD_U
pulses “l(fā)ow”. The width of either pulse is directly
proportional to phase offset between the two input
signals, fp and fc.
The phase detector gain is equal to 2.7 V / 2
π,
which numerically yields 0.43 V / radian.
Obsolete
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5P49EE602NLGI | IC CLOCK GENERATOR 24QFN |
| 5P49EE801NDGI | IC CLOCK GENERATOR 28QFN |
| 74ABT16240ADGG,518 | IC INVERTER QUAD 4-INPUT 48TSSOP |
| 74ABT16244ADGG,518 | IC BUFF DVR TRI-ST 16BIT 48TSSOP |
| 74ABT2240PW,118 | IC INVERTER DUAL 4-INPUT 20TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 33366 | 功能描述:CHUCK M DUTY KLESS 13MM 6JT JK13 制造商:apex tool group 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
| 333663-000 | 制造商:TE Connectivity 功能描述:44/0414-24-2CS1038 - Cable Rools/Shrink Tubing |
| 333-670A | 制造商:LG Corporation 功能描述:LEVERPOWER S/W (FK-670) |
| 3336796001 | 制造商:TE Connectivity 功能描述:RBK-ESS-CROSS-10.0-X-8MM - Bulk |
| 333682 | 制造商:n/a 功能描述:ERN1 S7K6B |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。