參數(shù)資料
型號(hào): 25C128
廠(chǎng)商: Microchip Technology Inc.
英文描述: 128K 5.0V SPI Bus Serial EEPROM(4.5~5.5V,128K位,SPI總線(xiàn)串行EEPROM)
中文描述: 128K的5.0V SPI總線(xiàn)串行EEPROM(4.5?5.5V的,128K的位和SPI總線(xiàn)串行EEPROM的)
文件頁(yè)數(shù): 98/170頁(yè)
文件大?。?/td> 4191K
代理商: 25C128
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)當(dāng)前第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)
PIC16F62X
DS40300C-page 96
Preliminary
2003 Microchip Technology Inc.
14.5
Power-on Reset (POR), Power-up
Timer (PWRT), Oscillator Start-up
Timer (OST) and Brown-out Detect
(BOD)
14.5.1
POWER-ON RESET (POR)
The on-chip POR circuit holds the chip in RESET until
V
DD
has reached a high enough level for proper
operation. To take advantage of the POR, just tie the
MCLR pin through a resistor to V
DD
. This will eliminate
external RC components usually needed to create
Power-on Reset. A maximum rise time for V
DD
is
required. See Electrical Specifications for details.
The POR circuit does not produce an internal RESET
when V
DD
declines.
When the device starts normal operation (exits the
RESET condition), device operating parameters (volt-
age, frequency, temperature, etc.) must be met to
ensure operation. If these conditions are not met, the
device must be held in RESET until the operating
conditions are met.
For additional information, refer to Application Note
AN607, “Power-up Trouble Shooting”.
14.5.2
POWER-UP TIMER (PWRT)
The PWRT provides a fixed 72 ms (nominal) timeout
on power-up only, from POR or Brown-out Detect
Reset. The PWRT operates on an internal RC oscilla-
tor. The chip is kept in RESET as long as PWRT is
active. The PWRT delay allows the V
DD
to rise to an
acceptable level. A configuration bit, PWRTE can
disable (if set) or enable (if cleared or programmed) the
PWRT. The PWRT should always be enabled when
Brown-out Detect Reset is enabled.
The Power-Up Time delay will vary from chip to chip
and due to V
DD
, temperature and process variation.
See DC parameters for details.
14.5.3
OSCILLATOR START-UP TIMER
(OST)
The OST provides a 1024 oscillator cycle (from OSC1
input) delay after the PWRT delay is over. This ensures
that the crystal oscillator or resonator has started and
stabilized.
The OST timeout is invoked only for XT, LP and HS
modes and only on Power-on Reset or wake-up from
SLEEP.
14.5.4
BROWN-OUT DETECT (BOD)
RESET
The PIC16F62X members have on-chip BOD circuitry.
A configuration bit, BODEN, can disable (if clear/
programmed) or enable (if set) the BOD Reset circuitry.
If V
DD
falls below V
BOD
for longer than T
BOD
, the
brown-out situation will RESET the chip. A RESET is
not guaranteed to occur if V
DD
falls below V
BOD
for
shorter than T
BOD
. V
BOD
and T
BOD
are defined in
Table 17-1 and Table 17-6, respectively.
On any RESET (Power-on, Brown-out, Watchdog, etc.)
the chip will remain in RESET until V
DD
rises above
V
BOD
. The Power-up Timer will now be invoked and will
keep the chip in RESET an additional 72 ms.
If V
DD
drops below V
BOD
while the Power-up Timer is
running, the chip will go back into a Brown-out Detect
Reset and the Power-up Timer will be re-initialized.
Once V
DD
rises above V
BOD
, the Power-Up Timer will
execute a 72 ms RESET. The Power-up Timer should
always be enabled when Brown-out Detect is enabled.
Figure 14-7 shows typical Brown-out situations.
FIGURE 14-7:
BROWN-OUT SITUATIONS
72 MS
V
BOD
V
DD
INTERNAL
RESET
V
BOD
V
DD
INTERNAL
RESET
72 MS
<72 MS
72 MS
V
BOD
V
DD
INTERNAL
RESET
T
BOD
相關(guān)PDF資料
PDF描述
25LC128 128K 5.0V SPI Bus Serial EEPROM(2.5~5.5V,128K位,SPI總線(xiàn)串行EEPROM)
25C256 256K 5.0V SPI Bus Serial EEPROM(4.5~5.5V,256K位,SPI總線(xiàn)串行EEPROM)
25C160 8K/16K 5.0V SPI Bus Serial EEPROM
25C080 8K 5.0V SPI Bus Serial EEPROM(4.5~5.5V,3MHz,8K位,10M次可自定時(shí)擦寫(xiě)周期,EEPROM)
25C320 32K 5.0V SPI Bus Serial EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
25C14X51AM 功能描述:保險(xiǎn)絲 CYL 25A 660V 14x51mm RoHS:否 制造商:Littelfuse 產(chǎn)品:Surface Mount Fuses 電流額定值:0.5 A 電壓額定值:600 V 保險(xiǎn)絲類(lèi)型:Fast Acting 保險(xiǎn)絲大小/組:Nano 尺寸:12.1 mm L x 4.5 mm W 安裝風(fēng)格: 端接類(lèi)型:SMD/SMT 系列:485
25C14X51GI 功能描述:保險(xiǎn)絲 CYL 660vac 25A 14 x 51mm RoHS:否 制造商:Littelfuse 產(chǎn)品:Surface Mount Fuses 電流額定值:0.5 A 電壓額定值:600 V 保險(xiǎn)絲類(lèi)型:Fast Acting 保險(xiǎn)絲大小/組:Nano 尺寸:12.1 mm L x 4.5 mm W 安裝風(fēng)格: 端接類(lèi)型:SMD/SMT 系列:485
25C14X51GI/I 功能描述:保險(xiǎn)絲 Fuse,Cylinder w/indicator,14x51mm.25A,660V,gI RoHS:否 制造商:Littelfuse 產(chǎn)品:Surface Mount Fuses 電流額定值:0.5 A 電壓額定值:600 V 保險(xiǎn)絲類(lèi)型:Fast Acting 保險(xiǎn)絲大小/組:Nano 尺寸:12.1 mm L x 4.5 mm W 安裝風(fēng)格: 端接類(lèi)型:SMD/SMT 系列:485
25C150BCGG5ZB 制造商:BOLTS 功能描述:
25C16 制造商:CATALYST 制造商全稱(chēng):Catalyst Semiconductor 功能描述:1K/2K/4K/8K/16K SPI Serial CMOS E2PROM