- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371396 > 24FC128 (Microchip Technology Inc.) The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each PDF資料下載
參數(shù)資料
| 型號： | 24FC128 |
| 廠商： | Microchip Technology Inc. |
| 元件分類： | EEPROM |
| 英文描述： | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 中文描述： | 該CAT24FC02是一個2 KB的EEPROM的國內(nèi)256個8位每字舉辦的串行CMOS |
| 文件頁數(shù)： | 7/26頁 |
| 文件大?。?/td> | 450K |
| 代理商： | 24FC128 |
2004 Microchip Technology Inc.
DS21191M-page 7
24AA128/24LC128/24FC128
5.0
DEVICE ADDRESSING
A control byte is the first byte received following the
Start condition from the master device (Figure 5-1).
The control byte consists of a 4-bit control code. For the
24XX128, this is set as ‘
1010
’
binary for read and write
operations. The next three bits of the control byte are
the Chip Select bits (A2, A1, A0). The Chip Select bits
allow the use of up to eight 24XX128 devices on the
same bus and are used to select which device is
accessed. The Chip Select bits in the control byte must
correspond to the logic levels on the corresponding A2,
A1 and A0 pins for the device to respond. These bits
are, in effect, the three Most Significant bits of the word
address.
For the MSOP package, the A0 and A1 pins are not
connected. During device addressing, the A0 and A1
Chip Select bits (Figures 5-1 and 5-2) should be set to
‘
0
’. Only two 24XX128 MSOP packages can be
connected to the same bus.
The last bit of the control byte defines the operation to
be performed. When set to a one, a read operation is
selected. When set to a zero, a write operation is
selected. The next two bytes received define the
address of the first data byte (Figure 5-2). Because
only A13…A0 are used, the upper two address bits are
“don’t care” bits. The upper address bits are transferred
first, followed by the less significant bits.
Following the Start condition, the 24XX128 monitors
the SDA bus checking the device type identifier being
transmitted. Upon receiving a ‘
1010
’
code and
appropriate device select bits, the slave device outputs
an Acknowledge signal on the SDA line. Depending on
the state of the R/W bit, the 24XX128 will select a read
or write operation.
FIGURE 5-1:
CONTROL BYTE
FORMAT
5.1
Contiguous Addressing Across
Multiple Devices
The Chip Select bits A2, A1,and A0 can be used to
expand the contiguous address space for up to 1 Mbit
by adding up to eight 24XX128s on the same bus. In
this case, software can use A0 of the
control byte
as
address bit A14; A1 as address bit A15; and A2 as
address bit A16. It is not possible to sequentially read
across device boundaries.
For the MSOP package, up to two 24XX128 devices
can be added for up to 256 Kbit of address space. In
this case, software can use A2 of the control byte as
address bit A16. Bits A0 (A14) and A1 (A15) of the
control byte
must always be set to logic ‘
0
’ for the
MSOP.
FIGURE 5-2:
ADDRESS SEQUENCE BIT ASSIGNMENTS
1
0
1
0
A2
A1
A0
S
ACK
R/W
Control Code
Chip Select
Bits
Slave Address
Acknowledge Bit
Start Bit
Read/Write Bit
1
0
1
0
A
2
A
1
A
X
X
A
11
A
10
A
9
A
7
A
0
A
8
A
12
Control Byte
Address High Byte
Address Low Byte
Control
Code
Chip
Select
Bits
X = don’t care bit
A
13
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 24FC256 | 24AA256/LC256/FC256 Datasheet |
| 24FC32 | 32K 5.0V 1 MHz I 2 C Smart Serial EEPROM |
| 24FC32-IP | 32K 5.0V 1 MHz I 2 C Smart Serial EEPROM |
| 24FC32-ISM | 32K 5.0V 1 MHz I 2 C Smart Serial EEPROM |
| 24FC32-P | 32K 5.0V 1 MHz I 2 C Smart Serial EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 24FC128-E/CS15K | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:128K I2Ca?￠ CMOS Serial EEPROM |
| 24FC128-E/MC | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:128K I2C CMOS Serial EEPROM |
| 24FC128E/MF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM |
| 24FC128-E/MF | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:128K I2C CMOS Serial EEPROM |
| 24FC128-E/MNY | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:128K I2Ca?￠ CMOS Serial EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復。