參數(shù)資料
型號(hào): 24C16B
廠商: Microchip Technology Inc.
英文描述: 16K 5.0V E-Temperature serial EEPROMs(16K位,5.0V,1M次擦寫周期,硬件寫保護(hù),施密特觸發(fā)輸入的EEPROM)
中文描述: 16K的5.0V電子溫度(16K的位和5.0V,100萬(wàn)次擦寫周期,硬件寫保護(hù),施密特觸發(fā)輸入的EEPROM的串行EEPROM)
文件頁(yè)數(shù): 4/10頁(yè)
文件大?。?/td> 111K
代理商: 24C16B
24C08B/16B
DS21081C-page 4
1995 Microchip Technology Inc.
2.0
FUNCTIONAL DESCRIPTION
The 24C08B/16B supports a bidirectional two wire bus
and data transmission protocol. A device that sends
data onto the bus is defined as transmitter, and a
device receiving data as receiver. The bus has to be
controlled by a master device which generates the
serial clock (SCL), controls the bus access, and gener-
ates the START and STOP conditions, while the
24C08B/16B works as slave. Both, master and slave
can operate as transmitter or receiver but the master
device determines which mode is activated.
3.0
BUS CHARACTERISTICS
The following
Data transfer may be initiated only when the bus
is not busy.
During data transfer, the data line must remain
stable whenever the clock line is HIGH. Changes
in the data line while the clock line is HIGH will be
interpreted as a START or STOP condition.
Accordingly, the following bus conditions have been
defined (see Figure 3-1).
bus protocol
has been defined:
3.1
Bus not Busy (A)
Both data and clock lines remain HIGH.
3.2
Start Data Transfer (B)
A HIGH to LOW transition of the SDA line while the
clock (SCL) is HIGH determines a START condition.
All commands must be preceded by a START condi-
tion.
3.3
Stop Data Transfer (C)
A LOW to HIGH transition of the SDA line while the
clock (SCL) is HIGH determines a STOP condition. All
operations must be ended with a STOP condition.
3.4
Data Valid (D)
The state of the data line represents valid data when,
after a START condition, the data line is stable for the
duration of the HIGH period of the clock signal.
The data on the line must be changed during the LOW
period of the clock signal. There is one clock pulse per
bit of data.
Each data transfer is initiated with a START condition
and terminated with a STOP condition. The number of
the data bytes transferred between the START and
STOP conditions is determined by the master device
and is theoretically unlimited, although only the last six-
teen will be stored when doing a write operation. When
an overwrite does occur it will replace data in a first in
first out fashion.
3.5
Acknowledge
Each receiving device, when addressed, is obliged to
generate an acknowledge after the reception of each
byte. The master device must generate an extra clock
pulse which is associated with this acknowledge bit.
The device that acknowledges, has to pull down the
SDA line during the acknowledge clock pulse in such a
way that the SDA line is stable LOW during the HIGH
period of the acknowledge related clock pulse. Of
course, setup and hold times must be taken into
account. During reads, a master must signal an end
of data to the slave by NOT generating an acknowl-
edge bit on the last byte that has been clocked out of
the slave. In this case, the slave (24C08B/16B) will
leave the data line HIGH to enable the master to gen-
erate the STOP condition.
Note:
The 24C08B/16B does not generate any
acknowledge bits if an internal program-
ming cycle is in progress.
FIGURE 3-1:
DATA TRANSFER SEQUENCE ON THE SERIAL BUS
SCL
SDA
(A)
(B)
(D)
(D)
(C)
(A)
START CONDITION
ADDRESS
OR
ACKNOWLEDGE
VALID
DATA ALLOWED
TO CHANGE
STOP
CONDITION
相關(guān)PDF資料
PDF描述
24C1024 2-wire Serial EEPROM 1M (131,072 x 8)
24C128 2-Wire Serial EEPROMs
24C256 2-Wire Serial EEPROMs
24C128 131,072-bit 2-WIRE SERIAL CMOS EEPROM
24C256 DIODE ZENER 6.2V 120MW SSSMINI2
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
24C16B-/P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM
24C16B-/SL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM
24C16B-/SN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM
24C16B-E/P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM
24C16B-E/SL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM