- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368877 > 24C02 (Microchip Technology Inc.) 24C01C-P 24C01C-IP 24C01C-EP 24C01C-SN 24C01C-ISN 24C01C-ESN 24C01C-ST 24C01C-IST 24C01C-EST PDF資料下載
參數(shù)資料
| 型號： | 24C02 |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | 24C01C-P 24C01C-IP 24C01C-EP 24C01C-SN 24C01C-ISN 24C01C-ESN 24C01C-ST 24C01C-IST 24C01C-EST |
| 中文描述： | 24C01C磷24C01C的IP 24C01C -內(nèi)啡肽24C01C錫24C01C，無法真正傳達(dá)24C01C - ESN的24C01C ST段24C01C -北京時間24C01C -學(xué)報 |
| 文件頁數(shù)： | 6/12頁 |
| 文件大小： | 174K |
| 代理商： | 24C02 |
24C02C
DS21202C-page 6
1999 Microchip Technology Inc.
5.0
DEVICE ADDRESSING
A control byte is the first byte received following the
start condition from the master device (Figure 5-1). The
control byte consists of a four bit control code; for the
24C02C this is set as 1010 binary for read and write
operations. The next three bits of the control byte are
the chip select bits (A2, A1, A0). The chip select bits
allow the use of up to eight 24C02C devices on the
same bus and are used to select which device is
accessed. The chip select bits in the control byte must
correspond to the logic levels on the corresponding A2,
A1, and A0 pins for the device to respond. These bits
are in effect the three most significant bits of the word
address.
The last bit of the control byte defines the operation to
be performed. When set to a one a read operation is
selected, and when set to a zero a write operation is
selected. Following the start condition, the 24C02C
monitors the SDA bus checking the control byte being
transmitted. Upon receiving a 1010 code and appropri-
ate chip select bits, the slave device outputs an
acknowledge signal on the SDA line. Depending on the
state of the R/W bit, the 24C02C will select a read or
write operation.
FIGURE 5-1:
CONTROL BYTE FORMAT
5.1
Contiguous Addressing Across
Multiple Devices
The chip select bits A2, A1, A0 can be used to expand
the contiguous address space for up to 16K bits by add-
ing up to eight 24C02C devices on the same bus. In this
case, software can use A0 of the control byte as
address bit A8, A1 as address bit A9, and A2 as
address bit A10. It is not possible to write or read
across device boundaries.
1
0
1
0
A2
A1
A0
S
ACK
R/W
Control Code
Chip Select
Bits
Slave Address
Acknowledge Bit
Start Bit
Read/Write Bit
This Material Copyrighted by Its Respective Manufacturer
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 24C02SC-S08 | 24C01C-P 24C01C-IP 24C01C-EP 24C01C-SN 24C01C-ISN 24C01C-ESN 24C01C-ST 24C01C-IST 24C01C-EST |
| 24C02SCS | 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors |
| 24C01SCS | I2C Serial EEPROM |
| 24C01SCS08 | I2C Serial EEPROM |
| 24C01SCW | SCSI Terminator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 24C02/P | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 24C02-2P | 制造商:Integrated Silicon Solution Inc 功能描述: |
| 24C02A | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:1K/2K/4K 5.0V I 2 C O Serial EEPROMs |
| 24C02A/J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM |
| 24C02A/P | 制造商:Microchip Technology Inc 功能描述:Serial EEPROM, 256 x 8, 8 Pin, Plastic, DIP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。