參數(shù)資料
型號(hào): 21054E
廠商: Microchip Technology Inc.
元件分類: EEPROM
英文描述: The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each
中文描述: 該CAT24FC02是一個(gè)2 KB的EEPROM的國內(nèi)256個(gè)8位每字舉辦的串行CMOS
文件頁數(shù): 3/12頁
文件大小: 76K
代理商: 21054E
1996 Microchip Technology Inc.
DS21054E-page 3
24AA16
TABLE 1-3:
AC CHARACTERISTICS
FIGURE 1-2:
BUS TIMING DATA
Parameter
Symbol
STANDARD
MODE
V
CC
FAST MODE
= 4.5-5.5V
Units
Remarks
Min
4000
4700
4000
Max
100
1000
300
Min
600
1300
600
Max
400
300
300
Clock frequency
Clock high time
Clock low time
SDA and SCL rise time
SDA and SCL fall time
START condition hold
time
START condition setup
time
Data input hold time
Data input setup time
STOP condition setup
time
Output valid from clock
Bus free time
F
T
T
CLK
kHz
ns
ns
ns
ns
ns
HIGH
LOW
T
R
T
F
:
STA
(Note 1)
(Note 1)
After this period the first
clock pulse is generated
Only relevant for repeated
START condition
T
HD
T
SU
:
STA
4700
600
ns
T
T
T
HD
:
:
:
DAT
0
0
ns
ns
ns
SU
DAT
250
4000
100
600
SU
STO
T
T
AA
3500
900
ns
ns
(Note 2)
Time the bus must be free
before a new transmission
can start
(Note 1), C
B
BUF
4700
1300
Output fall time from V
min to V
IL
max
Input filter spike suppres-
sion (SDA and SCL pins)
Write cycle time
Endurance
IH
T
OF
250
20 +0.1
C
B
250
ns
100 pF
T
SP
50
50
ns
(Note 3)
T
WR
10M
10
10M
10
ms
Byte or Page mode
25
°
C, Vcc = 5.0V, Block
Mode (Note 4)
cycles
Note 1: Not 100% tested. C
2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region
(minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions
3: The combined T
SP
and V
HYS
=specifications are due to new Schmitt trigger inputs which provide improved
noise and spike suppression. This eliminates the need for a T
4: This parameter is not tested but guaranteed by characterization. For endurance estimates in a specific appli-
cation, please consult the Total Endurance Model which can be obtained on our BBS or website.
B
= total capacitance of one bus line in pF.
I
specification for standard operation.
T
SU
:
STA
T
F
T
LOW
T
HIGH
T
R
T
HD
:
DAT
T
SU
:
DAT
T
SU
:
STO
T
HD
:
STA
T
BUF
T
AA
T
AA
T
SP
T
HD
:
STA
SCL
SDA
IN
SDA
OUT
相關(guān)PDF資料
PDF描述
21084 AMD-K6 Processor Bios Design Application Note AMD-K6 Processor I/O Model Application Note
21085 AMD-K6 Processor I/O Model Application Note AMD-K6 Processor Thermal Solution Design Application Note
21086 SYSCALL and SYSRET Instruction Specification? 341KB (PDF)
2108I ALARMMODUL
210A200 Synchro/Resolver Reference Oscillator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
21055-4 制造商:TE Connectivity 功能描述: 制造商:TE Connectivity 功能描述:WASHER,FLAT,REGULAR SERIES - Bulk 制造商:TE CONNECTIVITY 功能描述:
21055-48 制造商:American Power Conversion Corp (APC by Schneider Electric) 功能描述:PATCH PANEL, CAT 5 ENHANCED, 48 PORT, RJ45 TO 110, 568 A AND B COLOR CODED, 45 DEGREE ANGLED RJ45
21055-5 制造商:TE Connectivity 功能描述:WASHER,FLAT,REGULAR SERIES
2105-555-REV-B 制造商:MOLEX 功能描述:
21055-6 制造商:TE Connectivity 功能描述: 制造商:TE Connectivity 功能描述:WASHER,FLAT,REGULAR SERIES - Bulk 制造商:TE CONNECTIVITY 功能描述:WASHER,FLAT,REGULAR SERIES