參數(shù)資料
型號(hào)： 1894-40KLF
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： 網(wǎng)絡(luò)接口
英文描述： DATACOM, INTERFACE CIRCUIT, QCC40
封裝： 6 X 6 MM, ROHS COMPLIANT, QFN-40
文件頁(yè)數(shù)： 23/52頁(yè)
文件大?。?/td> 459K
代理商： 1894-40KLF
ICS1894-40
10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
PHYCEIVER
IDT / ICS 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 3
ICS1894-40
REV C 092909
Pin Descriptions
Pin
Number
Pin
Name
Pin
Type
Pin Description
1
AMDIX
IN/Ipu
AMDIX Enable
2
TP_AP
AIO
Twisted pair port A (for either transmit or receive) positive signal
3
TP_AN
AIO
Twisted pair port A (for either transmit or receive) negative signal
4
VSS
Ground Connect to ground.
5
VDD
Power
3.3V Power Supply
6
TP_BN
AIO
Twisted pair port B (for either transmit or receive) negative signal
7
TP_BP
AIO
Twisted pair port B (for either transmit or receive) positive signal
8
VDD
Power
3.3V Power Supply
9
TCSR
AIO
Transmit Current bias pin, connected to Vdd and ground via two resistors.
10
VSS
Ground Connect to ground.
11
RESET_N
Input
Hardware reset for the whole chip (active low)
12
P2/INT
IO/Ipd
PHY address Bit 2 as input (during power on reset and hardware reset)
Interrupt output as output (default active low, can be programmed to active high)
13
MDIO
IO
Management Data Input/Output
14
MDC
Input
Management Data Clock
15
VDDIO
Power
3.3 V IO Power Supply.
16
HWSW/
CRS
IO/Ipu
Hard pin select enable as input (during power on reset and hardware reset) and
MII CRS as output
17
Regpin/
COL
IO/Ipd
Full register access enable as input (during power on reset and hardware reset) and
MII COL output
18
AMDIX/RXD3
IO/Ipu
AMDIX enable as input (during power on reset and hardware reset)
Receive data Bit 3 for MII
19
P3/RXD2
IO/Ipd
PHY address Bit 3 as input (during power on reset and hardware reset)
Receive data Bit 2 for MII as output.
20
RXTRI/
RXD1
IO/Ipu
RX isolate enable (during power on reset and hardware reset)
Received data Bit 1 for both RMII and MII
21
SI/LED4
IO/Ipd
MII/SI mode select as input (during power on reset and hardware reset) and
LED # 4 as output
22
FDPX/
RXD0
IO/Ipu
Full duplex enable (during power on reset and hardware reset)
Received data Bit 0 for both RMII and MII
23
RMII/RXDV
IO/Ipd
RMII/MII select as input (during power on reset and hardware reset)
Receive data valid for MII and CRS_DV for RMII as output
24
SPEED
Ipd
10/100M input select. 1 = 100M mode, 0 = 10M mode.
25
TXER
IN
TXER Input
26
ANSEL/
RXCLK9
IO/Ipu
Auto-negotiation enable(during power on reset and hardware reset)
Receive clock MII
27
NOD/
RXER
IO/Ipd
Node/repeater select (during power on reset and hardware reset)
Receive error
相關(guān)PDF資料
PDF描述
1894-40KLFT DATACOM, INTERFACE CIRCUIT, QCC40
1895230000 15 A, STRIP TERMINAL BLOCK, 2 ROWS, 2 DECKS
18F-08P-241 8 CONTACT(S), CABLE MOUNT, MINI DIN CONNECTOR, PLUG
18F-08P-244 8 CONTACT(S), CABLE MOUNT, MINI DIN CONNECTOR, PLUG
18F-08S-011 8 CONTACT(S), BOARD AND CABLE MOUNT, MINI DIN CONNECTOR, SOCKET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
1894-40KLFT 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
1894410000 制造商:Weidmuller 功能描述:CONN TERM BLOCKS SKT 4 POS 5.08MM SCRW ST PNL MNT 10A - Bulk
1894419 功能描述:可插拔接線端子 MSTBA 2.5/ 5-G- 5,08 BK AU RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Plugs 系列:PTS 端接類型:Spring Cage 位置/觸點(diǎn)數(shù)量:5 線規(guī)量程:26-14 節(jié)距:5 mm 電流額定值:10 A 電壓額定值:250 V 安裝風(fēng)格: 安裝角: 觸點(diǎn)電鍍:
1894420000 制造商:Weidmuller 功能描述:CONN TERM BLOCKS SKT 5 POS 5.08MM SCRW ST PNL MNT 10A - Bulk
1894430000 制造商:Weidmuller 功能描述:CONN TERM BLOCKS SKT 6 POS 5.08MM SCRW ST PNL MNT 10A - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*