- iv -
LIST OF FIGURES (1/4)
Figure No.
Title
Page
1-1.
Block Diagram of the
μ
PD78044F Subseries ..................................................................
Block Diagram of the
μ
PD78044H Subseries..................................................................
Block Diagram of the
μ
PD780208 Subseries ..................................................................
Block Diagram of the
μ
PD780228 Subseries ..................................................................
4
1-2.
7
1-3.
10
1-4.
13
2-1.
Data Exchange ..................................................................................................................
15
2-2.
Data Comparison ..............................................................................................................
16
2-3.
Decimal Addition ...............................................................................................................
17
2-4.
Decimal Subtraction ..........................................................................................................
24
2-5.
Binary-to-Decimal Conversion ..........................................................................................
26
2-6.
Bit Operation......................................................................................................................
28
2-7.
Binary Multiplication ..........................................................................................................
29
2-8.
Binary Division...................................................................................................................
33
3-1.
Format of the Processor Clock Control Register
(
μ
PD78044F,
μ
PD78044H, and
μ
PD780208 Subseries) ................................................
Format of the Processor Clock Control Register (
μ
PD780228 Subseries) ....................
Format of the Display Mode Register 0 (
μ
PD78044F and
μ
PD78044H Subseries)......
Format of the Display Mode Register 0 (
μ
PD780208 Subseries)...................................
Format of the Display Mode Register 1 (
μ
PD78044F and
μ
PD78044H Subseries)......
Format of the Display Mode Register 1 (
μ
PD780208 Subseries)...................................
CPU Clock Switching after RESET (
μ
PD78044F Subseries) .........................................
Example of the System Clock Switching Circuit..............................................................
System Clock Switching during Power On and Off (
μ
PD78044F Subseries) ................
39
3-2.
40
3-3.
41
3-4.
42
3-5.
44
3-6.
45
3-7.
46
3-8.
47
3-9.
48
4-1.
Format of Timer Clock Selection Register 2
(
μ
PD78044F,
μ
PD78044H, and
μ
PD780208 Subseries) ................................................
Format of the Watchdog Timer Mode Register
(
μ
PD78044F,
μ
PD78044H, and
μ
PD780208 Subseries) ................................................
Format of the Watchdog Timer Mode Register (
μ
PD780228 Subseries).......................
Format of the Watchdog Timer Clock Selection Register
(Only for the
μ
PD780228 Subseries) ...............................................................................
Count Timing of the Watchdog Timer ..............................................................................
52
4-2.
53
4-3.
54
4-4.
55
4-5.
58
5-1.
Format of Timer Clock Selection Register 0....................................................................
60
5-2.
Format of the 16-Bit Timer Mode Control Register .........................................................
61