340
CHAPTER 16 SERIAL INTERFACE CHANNEL 0 (
μ
PD78018FY SUBSERIES)
Notes 1.
Set this bit before starting transfer.
2.
Output the acknowledge signal during reception by using ACKT when 8-clock wait is selected.
3.
The wait status can be released by starting the transfer of the serial interface or receiving an
address signal. However, BSYE is not cleared to 0.
4.
Be sure to set BSYE to 1 when using the wake-up function.
Remark
CSIE0: Bit 7 of the serial operation mode register 0 (CSIM0)
ACKT
Makes SDA0 (SDA1) low immediately after execution of setting instruction (ACKT = 1) until falling edge of
next SCL.
Used to generate ACK signal by software when 8-clock wait is selected.
Cleared to 0 when serial interface starts transfer or when CSIE0 = 0.
R/W
ACKE
Controls automatic output of acknowledge signal
Note 1
0
Disables automatic output of acknowledge signal (output by ACKT is possible).
Used for transmission, or reception with 8-clock wait selected
Note 2
.
Enables automatic output of acknowledge signal.
Outputs acknowledge signal in synchronization with falling edge of 9th clock of
SCL (automatically output when ACKE = 1). This bit is not automatically cleared to 0 after acknowledge
signal has been output.
Used for reception with 9-clock wait selected.
1
R/W
R
ACKD
Detects acknowledge
Clearing conditions (ACKD = 0)
On execution of transfer start instruction
When CSIE0 = 0
On RESET
Setting condition (ACKD = 1)
On detection of acknowledge signal at rising edge
of SCL clock after transfer has been completed
BSYE
Controls N-ch open-drain output for transmission in I
2
C bus mode
Note 4
0
Enables output (transmission)
R/W
Note 3
1
Disables output (reception)
R
CMDD
Detects start condition
Clearing conditions (CMDD = 0)
On execution of transfer start instruction
On detection of stop condition in I
2
C bus mode
When CSIE0 = 0
On RESET
Setting condition (CMDD = 1)
On detection of start condition in I
2
C bus mode