- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382773 > ZPSD613(V)E1 Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，零功耗，4K位SRAM,26個(gè)可編程I/O,通用PLD有63個(gè)輸入) PDF資料下載
參數(shù)資料
| 型號： | ZPSD613(V)E1 |
| 英文描述： | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，零功耗，4K位SRAM,26個(gè)可編程I/O,通用PLD有63個(gè)輸入) |
| 中文描述： | 現(xiàn)場可編程微控制器外圍設(shè)備和嵌入式微-細(xì)胞（可編程邏輯，零功耗，4K的位的SRAM，26余個(gè)可編程輸入/輸出，通用PLD的有63個(gè)輸入） |
| 文件頁數(shù)： | 14/98頁 |
| 文件大?。?/td> | 484K |
| 代理商： | ZPSD613(V)E1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
ZPSD6XX(V) Family
12-14
The ZPSD6XX(V)
Functional
Blocks
The ZPSD6XX(V) consists of five major functional blocks:
J
ZPLD Block
J
Bus Interface
J
I/O Ports
J
Memory Block
J
Power Management Unit
The functions of each block are described in the following sections. Many of the blocks
perform multiple functions, and are user configurable.
ZPLDs
The Zero Power PLDs (ZPLDs) bring programmable logic functionality to the ZPSD6XX(V).
After specifying the logic for the ZPLDs by using the PSDabel tool in PSDsoft, the logic
configuration is programmed into the device and available when power is applied.
The ZPLDs (DPLD, ECSPLD and GPLD) consist of an AND array. The GPLD architecture
includes 12 Output Micro
Cells in addition to the AND array. There are 23 Input
Micro
Cells that can be configured as inputs to the ZPLD. Figure 4 shows the organization
of the ZPLD.
The AND array is used to form product terms specified using the PSDabel tool in the
PSDsoft development system. When the inputs used in a term are true, the output is active.
The GPLD Input Bus consists of 63 signals as shown in Table 6. Both the true and
complement value of inputs are available to the AND array. The DPLD and ECSPLD Input
Busses consist of fewer inputs and are a subset of the 63 inputs.
Input Source
Input Name
Number of Signals
MCU Address Bus
A[15:0]*
16
MCU Control Signals
CNTL[2:0]
3
Reset
RST
1
Power Down
PDN
1
I/O Ports Inputs (Input Micro
Cells)
PA[7:0], PB[7:0]
PC[7:3], PC[1:0]
23
Port D Inputs
PD[2:0]
3
Page Register
PGR[3:0]
4
Port A or B Micro
Cell Feedback
Port C Micro
Cell Feedback
MCELLAB.FB[7:4]
4
MCELLC.FB[7:0]
8
Table 6. GPLD Inputs
*
NOTE:
The address inputs are A[19:4] in 80C51XA mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZPSD813F1V | Flash In System Programmable Mirocomputer Peripherals(閃速，在系統(tǒng)可編程微控制器外圍器件，1M位閃速存儲(chǔ)器，256K位EEPROM，16K位SRAM) |
| ZR33771GC-40 | Cell Rectifier Diodes |
| ZR33771GM-20 | Cell Rectifier Diodes |
| ZR33771GM-30 | Cell Rectifier Diodes |
| ZR33771GM-40 | Cell Rectifier Diodes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZPSD701S5-70J | 制造商:WSI 功能描述: |
| ZPSD701S5-70L | 制造商:WSI 功能描述: |
| ZPSD813F1-12JI | 制造商:WSI 功能描述: |
| ZPSD813F1-15J | 制造商:WSI 功能描述: |
| ZPSD813F1-15U | 制造商:WSI 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。