參數(shù)資料
型號: ZPSD513B1V-C-20JI
廠商: 意法半導(dǎo)體
英文描述: Low Cost Field Programmable Microcontroller Peripherals
中文描述: 低成本現(xiàn)場可編程微控制器外圍設(shè)備
文件頁數(shù): 66/153頁
文件大?。?/td> 1036K
代理商: ZPSD513B1V-C-20JI
PSD5XX Famly
63
General Description
The PSD5XX contains a powerful set of four 16 bit Counter/Timers, each controlled by
either PPLD outputs, external pins or Software. The Counter/Timers aid the user in
counting external events and/or generating accurate delays. These can be operated
as Counters or Timers. In Event-count, time capture and WatchDog modes, the
Counter/Timers work as Counters, whereas in Waveform and Pulse modes they work as
Timers. All Counter/Timers are capable of generating interrupts through the On-Board
Interrupt Controller. Each of the Counter/Timers consist of a Counter/Timer Command
register, Counter/Timer Image register and Counter/Timer register. All four Counter/Timers
share a Global command register, a Software Load/Store register, a Freeze command
register and the Status register. Counter/Timer 2 can support WatchDog operations.
All Counter/Timers share a common clock input and Delay Cycle register used in scaling
down the input clock to the Counter/Timer. The maximum resolution of the Counter/Timer
is the input clock of the PSD5XX divided by four. The maximum input clock frequency to
the PSD5XX is 30 MHz. Figures 31 and 32 describe the general features of the
Counter/Timers.
Features
J
Four 16 bit Counter/Timers.
J
Five modes of operation
– Waveform Mode
– Pulse Mode
– Event Counter Mode
– Time Capture Mode
– WatchDog Mode
*
J
Each Counter/Timer can be controlled by an input pin, dedicated PPLD macrocell or
software.
J
Each Counter/Timer has an output to the Interrupt Controller.
J
The WatchDog output is routed through the PLD and can be programmed to be
output at any PLD output pin.
J
Programmable input and output polarity.
J
Counter/Timer can be programmed as UP or DOWN Counter, except in
WatchDog mode.
J
All Counters have the operating frequency range of DC to 7.0 MHz
(i.e 143 ns maximum resolution at 7.0 MHz). Higher resolution can be achieved
by using in conjunction with the GPLD macrocells.
J
High resolution Divisor unit for Counter clocking purposes.
J
Can easily interface with any 8 or 16 bit Microcontroller or Microprocessor.
See Process Change Notice related to Event Count Mode on page 148.
9.6
PSD5XX
Counter/Timer
(
*
) Counter/Timer-2 can operate in WatchDog mode.
相關(guān)PDF資料
PDF描述
ZPSD501B1V-C-20L Low Cost Field Programmable Microcontroller Peripherals
ZPSD503B1V-C-20L Low Cost Field Programmable Microcontroller Peripherals
ZPSD511B1V-C-20L Low Cost Field Programmable Microcontroller Peripherals
ZPSD512B1V-C-20L Low Cost Field Programmable Microcontroller Peripherals
ZR36505 PTSE 8C 8#16 PIN RECP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZPSD602E1-15L 制造商:WSI 功能描述:
ZPSD611E1-15J 制造商:WSI 功能描述:
ZPSD611E1-15JI 制造商:WSI 功能描述:
ZPSD611E1-15L 制造商:WSI 功能描述:
ZPSD611E1-70L 制造商:WSI 功能描述: