參數(shù)資料
型號: ZPSD512B1-70JI
英文描述: Schottky Barrier Diodes
中文描述: 肖特基勢壘二極管
文件頁數(shù): 106/153頁
文件大?。?/td> 1036K
代理商: ZPSD512B1-70JI
PSD5XX Famly
103
The Page Register is 4 bits wide and consists of four D flip flops.The outputs of the Register
(PGR0 – PGR3) are connected to the input bus of the ZPLD. By including the four outputs
as inputs to the DPLD, the addressing capability of the microcontroller is increased by a
factor of 16.
Figure 49 shows the Page Register block diagram. Inputs to the four flip flops are connected
to data bus D0-D3. The output of the Register can be read by the microcontroller. The
Register can operate as an independent register to the microcontroller if page mode is not
implemented.
Figure 49. Page Register
DPLD
RS0
GPLD
PPLD
ZPLD
ES0 – 3
PGR0
PGR1
PGR2
PGR3
R/W
D0
D0 – D3
D1
D2
D3
Q0
Q1
Q2
Q3
PAGE
REGISTER
RESET
The PSD5XX has a programmable security bit which offers protection from unauthorized
duplication. When the security bit is set, the contents of the EPROM, the PSD5XX
non-volatile configuration bits and ZPLD data are prevented from being read by EPROM
programmers.
The security bit is set through the PSDsoft Software and is embedded in the compiled
output file. The security bit is UV erasable and a secured part can be erased and then
re-programmed.
10.0
Page
Register
11.0
Security
Protection
相關(guān)PDF資料
PDF描述
ZPSD512B1-70LI Field-Programmable Peripheral
ZPSD512B1-70LM Field-Programmable Peripheral
ZPSD512B1-70U Field-Programmable Peripheral
ZPSD512B1-70UI Field-Programmable Peripheral
ZPSD513B1-15LI Schottky Barrier Diodes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZPSD512B1-C-90UI 制造商:WSI 功能描述:
ZPSD513B1-C-15L 制造商:WSI 功能描述:
ZPSD602E1-15L 制造商:WSI 功能描述:
ZPSD611E1-15J 制造商:WSI 功能描述:
ZPSD611E1-15JI 制造商:WSI 功能描述: