<dfn id="uqcy4"></dfn>
  • <rp id="uqcy4"><wbr id="uqcy4"><strike id="uqcy4"></strike></wbr></rp><li id="uqcy4"><tr id="uqcy4"><xmp id="uqcy4"></xmp></tr></li>
  • <code id="uqcy4"><dl id="uqcy4"></dl></code>
      <big id="uqcy4"><meter id="uqcy4"><label id="uqcy4"></label></meter></big>
      參數(shù)資料
      型號: ZPSD512B1-20U
      英文描述: Schottky Barrier Diodes
      中文描述: 肖特基勢壘二極管
      文件頁數(shù): 91/153頁
      文件大?。?/td> 1036K
      代理商: ZPSD512B1-20U
      PSD5XX Famly
      88
      9.6.2.5 Software Load/Store Register:
      Each bit in this register enables a load to the corresponding Counter/Timer from its
      associated Image Register in Waveform, Pulse or WatchDog modes. The actual counts
      are stored in their corresponding Image Register in event Counter or time capture modes.
      Bit 6 of the Command Register must be set to “1” before writing to the software load/store
      register.
      Counter/Timer
      Registers
      (Cont.)
      Software Load/Store 0 Bit:
      If this bit is set to
      1: Counter/Timer0 CNTR0 gets loaded from the Image
      Register IMG0 or CNTR0 stores into IMG0 based on the
      mode of operation
      **
      .
      Software Load/Store 1 Bit:
      If this bit is set to
      1: Counter/Timer1 CNTR1 gets loaded from the Image
      Register IMG1 or CNTR1 stores into IMG1 based on the
      mode of operation
      **
      .
      Software Load/Store 2 Bit:
      If this bit is set to
      1: Counter/Timer2 CNTR2 gets loaded from the Image
      Register IMG2.
      Software Load/Store 3 Bit:
      If this bit is set to
      1: Counter/Timer3 CNTR3 gets loaded from the Image
      Register IMG3 or CNTR3 stores into IMG3 based on the
      mode of operation
      **
      .
      **
      Load operation takes place in Waveform, Pulse and WatchDog mode.
      Store operation takes place in Event Count and Time Capture mode.
      Bit 7
      Bit 6
      Bit 5
      Bit 4
      Bit 3
      Bit 2
      Bit 1
      Bit 0
      *
      *
      *
      *
      Software
      Load/Store 3 Load/Store 2 Load/Store 1 Load/Store 0
      Software
      Software
      Software
      NOTE:
      *
      = Not used.
      The Software load/store bits are automatically cleared by the served Counter.
      In addition to four CTU registers, there are delay cycle and Counter/Timer status registers.
      These are summarized on the following pages.
      相關(guān)PDF資料
      PDF描述
      ZPSD512B1-20UI Schottky Barrier Diodes
      ZPSD512B1-70J Schottky Barrier Diodes
      ZPSD512B1-70JI Schottky Barrier Diodes
      ZPSD512B1-70LI Field-Programmable Peripheral
      ZPSD512B1-70LM Field-Programmable Peripheral
      相關(guān)代理商/技術(shù)參數(shù)
      參數(shù)描述
      ZPSD512B1-C-90UI 制造商:WSI 功能描述:
      ZPSD513B1-C-15L 制造商:WSI 功能描述:
      ZPSD602E1-15L 制造商:WSI 功能描述:
      ZPSD611E1-15J 制造商:WSI 功能描述:
      ZPSD611E1-15JI 制造商:WSI 功能描述: