參數(shù)資料
型號: ZPSD512B0-C-15L
廠商: 意法半導體
英文描述: Low Cost Field Programmable Microcontroller Peripherals
中文描述: 低成本現(xiàn)場可編程微控制器外圍設(shè)備
文件頁數(shù): 59/153頁
文件大小: 1036K
代理商: ZPSD512B0-C-15L
PSD5XX Famly
56
9.4.5 Peripheral I/O
The Peripheral I/O Mode is one of the operating modes of Port A. In this mode, Port A
is connected to the data bus of peripheral devices. Port A is enabled only when the
microcontroller is accessing the devices, otherwise the Port is tri-stated. This feature
enables the microcontroller to access external devices without requiring buffers and
decoders. Figure 28 shows the structure of Port A in the Peripheral I/O Mode.
The memory address space occupied by the devices are defined by two signals: PSEL0
and PSEL1. The signals are direct outputs from the DPLD. Whenever any of the signals is
active, the Port A driver is enabled, and the direction of the data flow is determined by the
RD/WR signals.
The Peripheral I/O Mode and the peripheral select signals are configured and defined in the
PSDsoft Software (see the section on I/O Port for configurations). The PIO bit in the VM
Register (see Table 16) also needs to be set to “1” by the user to initialize the Peripheral I/O
Mode.
The Peripheral I/O mode can be used, for example, in DMA applications where the
microcontroller does not support DMA operations, such as tri-stating the address/data bus.
Figure 29 shows a block diagram of a microcontroller and PSD5XX based design that
makes use of this mode. In this application, the microcontroller has a multiplexed bus which
is connected to the ADIO port. The C and D ports connect to the peripheral address bus
and are both configured in Address Out Mode. Port A is configured in the Peripheral I/O
mode and is connected to the peripheral data bus. Port B and E are used to generate
control signals.
During normal activity, the microcontroller has access to any peripheral (memory or I/O
device) through the PSD5XX device. When there is a DMA request, the microcontroller
tri-states the address bus on Port C and D by writing a “0” to the port Direction Registers.
The DMA controller then takes over the data and address buses after receiving
acknowledgement from the microcontroller.
Figure 28. Port A In Peripheral I/OMode
RD
PSEL0
PSEL1
D0 – D7
WR
PA0 – PA7
Peripheral I/O
相關(guān)PDF資料
PDF描述
ZPSD512B0-C-15U Low Cost Field Programmable Microcontroller Peripherals
ZPSD512B0-C-70L Slide Switch; Circuitry:DPDT; Contact Current Max:4A; Switch Operation:On-On; Switch Terminals:Solder Lug; Leaded Process Compatible:Yes; Mounting Type:PCB RoHS Compliant: Yes
ZPSD512B0-C-70U Slide Switch; Circuitry:DPDT; Contact Current Max:4A; Switch Operation:On-On; Switch Terminals:Through Hole; Leaded Process Compatible:Yes; Mounting Type:PCB RoHS Compliant: Yes
ZPSD512B0-C-90JI Slide Switch; Circuitry:DPDT; Contact Current Max:4A; Switch Operation:On-Off-On; Switch Terminals:Solder Lug; Leaded Process Compatible:Yes; Mounting Type:PCB RoHS Compliant: Yes
ZPSD512B0-C-90UI ROCKER SWITCH, SPST, ILLUM RED; Switch function type:SPST; Current, contact AC max:16A; Temp, op. max:85(degree C); Width, panel cutout:34.5mm; Length, panel cut-out:23.5mm; Colour:Red (illuminated); Current, contact @ contact RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZPSD512B1-C-90UI 制造商:WSI 功能描述:
ZPSD513B1-C-15L 制造商:WSI 功能描述:
ZPSD602E1-15L 制造商:WSI 功能描述:
ZPSD611E1-15J 制造商:WSI 功能描述:
ZPSD611E1-15JI 制造商:WSI 功能描述: