<dd id="zutp9"><wbr id="zutp9"></wbr></dd>
<code id="zutp9"><input id="zutp9"><output id="zutp9"></output></input></code>
  • <menuitem id="zutp9"><thead id="zutp9"></thead></menuitem>
    參數(shù)資料
    型號(hào): ZPSD511B1V-C-20JI
    廠商: 意法半導(dǎo)體
    英文描述: Low Cost Field Programmable Microcontroller Peripherals
    中文描述: 低成本現(xiàn)場(chǎng)可編程微控制器外圍設(shè)備
    文件頁(yè)數(shù): 51/153頁(yè)
    文件大?。?/td> 1036K
    代理商: ZPSD511B1V-C-20JI
    第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)當(dāng)前第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)
    PSD5XX Famly
    48
    9.3.13 Port C and Port D – Functionality and Structure
    Port C and D are identical in function and structure and each can be configured to perform
    one or more of the following operating modes:
    J
    Standard MCU I/O Mode
    J
    PLD Input – direct input to ZPLD
    J
    Address Out – latched address outputs
    – Port C: A[0-7] are asigned to pins PC[0-7]
    – Port D: A[0-7] for 8-bit multiplexed bus, or A[8-15] for 16-bit multiplexed bus are
    assigned to pins PD[0-7]
    J
    Data Port
    – Port C: D[0-7] for 8-bit non-multiplexed bus
    – Port D: D[8-15] for 16-bit non-multiplexed bus
    J
    Open Drain – select CMOS or Open Drain driver
    Figures 23 and 24 show the structure of a Port C or D pin. If the pin is configured as output
    port, the multiplexer selects one of the two inputs as output. If the pin is configured as input,
    the input connects to :
    J
    Data In Register as input in the Standard MCU I/O Mode
    or
    J
    ZPLD input
    9.3.14 Port E – Functionality and Structure
    Port E can be configured to perform one or more of the following functions:
    J
    Standard MCU I/O Mode
    J
    PLD I/O
    J
    Address Out – latched address lines A[0-7] are assigned to pins PE[0-7].
    J
    Special Function Out – in this mode, Port E pin is configured as an output port for the
    following signals:
    PE2 – INTERRUPT – interrupt output from Interrupt Controller
    PE4 – Terminal Count output, Timer0
    PE5 – Terminal Count output, Timer1
    PE6 – Terminal Count output, Timer2
    PE7 – Terminal Count output, Timer3
    J
    Alternate Function In – in this mode, the inputs to Port E pins are:
    PE0 – BHE/ or PSEN/ or WRH/ or UDS/ or SIZ0
    PE1 – ALE
    PE3 – TIMER0-IN
    :load/store/enable/ disable input to Timer 0
    PE4 – TIMER1-IN
    :load/store/enable/disable input to Timer 1
    PE5 – TIMER2-IN
    :load/store/enable/disable input to Timer 2
    PE6 – TIMER3-IN
    :load/store/enable/disable input to Timer 3
    PE7 – APD CLK
    :clock input for Automatic Power Down Counter
    Figure 25 shows the structure of a Port E pin. The Control Logic block selects one of four
    sources through the multiplexer for pin output. If the pin is configured as input, the input
    goes to:
    J
    Data In Register as input in Standard MCU I/O Mode
    or
    J
    PE Macrocell as PLD input
    or
    J
    Alternate Function In
    I/OPorts
    (Cont.)
    相關(guān)PDF資料
    PDF描述
    ZPSD512B1V-C-20JI Low Cost Field Programmable Microcontroller Peripherals
    ZPSD513B1V-C-20JI Low Cost Field Programmable Microcontroller Peripherals
    ZPSD501B1V-C-20L Low Cost Field Programmable Microcontroller Peripherals
    ZPSD503B1V-C-20L Low Cost Field Programmable Microcontroller Peripherals
    ZPSD511B1V-C-20L Low Cost Field Programmable Microcontroller Peripherals
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    ZPSD512B1-C-90UI 制造商:WSI 功能描述:
    ZPSD513B1-C-15L 制造商:WSI 功能描述:
    ZPSD602E1-15L 制造商:WSI 功能描述:
    ZPSD611E1-15J 制造商:WSI 功能描述:
    ZPSD611E1-15JI 制造商:WSI 功能描述: